- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYRF69103 (Cypress Semiconductor Corp.) Programmable Radio on Chip Low Power PDF資料下載
參數(shù)資料
| 型號： | CYRF69103 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Programmable Radio on Chip Low Power |
| 中文描述： | 可編程片上無線電低功耗 |
| 文件頁數(shù)： | 9/73頁 |
| 文件大?。?/td> | 683K |
| 代理商： | CYRF69103 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
CYRF69103
Document #: 001-07611 Rev *B
Page 9 of 73
Figure 7. 4-Wire SPI Mode
SPI Communication and Transactions
The SPI transactions can be single byte or multi-byte. The
MCU function initiates a data transfer through a
Command/Address byte. The following bytes are data bytes.
The SPI transaction format is shown in
Figure 8
.
The DIR bit specifies the direction of data transfer. 0 = Master
reads from slave. 1 = Master writes to slave.
The INC bit helps to read or write consecutive bytes from
contiguous memory locations in a single burst mode
operation.
If Slave Select is asserted and INC = 1, then the master MCU
function reads a byte from the radio, the address is incre-
mented by a byte location, and then the byte at that location is
read, and so on.
If Slave Select is asserted and INC = 0, then the MCU function
reads/writes the bytes in the same register in burst mode, but
if it is a register file then it reads/writes the bytes in that register
file.
The SPI interface between the radio function and the MCU is
not dependent on the internal 12-MHz oscillator of the radio.
Therefore, radio function registers can be read from or written
into while the radio is in sleep mode.
SPI IO Voltage References
The SPI interfaces between MCU function and the radio and
the IRQ and RST have a separate voltage reference V
IO
. For
CYRF69103 V
IO
is normally set to V
CC
.
SPI Connects to External Devices
The three SPI wires, MOSI, SCK, and SS are also drawn out
of the package as external pins to allow the user to interface
their own external devices (such as optical sensors and
others) through SPI. The radio function also has its own SPI
wires MISO and IRQ, which can be used to send data back to
the MCU function or send an interrupt request to the MCU
function. They can also be configured as GPIO pins.
CPU Architecture
This family of microcontrollers is based on a high-perfor-
mance, 8-bit, Harvard architecture microprocessor. Five
registers control the primary operation of the CPU core. These
registers are affected by various instructions, but are not
directly accessible through the register space by the user.
The 16-bit Program Counter Register (CPU_PC) allows for
direct addressing of the full eight Kbytes of program memory
space.
The Accumulator Register (CPU_A) is the general-purpose
register that holds the results of instructions that specify any
of the source addressing modes.
The Index Register (CPU_X) holds an offset value that is used
in the indexed addressing modes. Typically, this is used to
address a block of data within the data memory space.
The Stack Pointer Register (CPU_SP) holds the address of the
current top-of-stack in the data memory space. It is affected by
the PUSH, POP, LCALL, CALL, RETI, and RET instructions,
which manage the software stack. It can also be affected by
the SWAP and ADD instructions.
The Flag Register (CPU_F) has three status bits: Zero Flag bit
[1]; Carry Flag bit [2]; Supervisory State bit [3]. The Global
Interrupt Enable bit [0] is used to globally enable or disable
interrupts. The user cannot manipulate the Supervisory State
status bit [3]. The flags are affected by arithmetic, logic, and
shift operations. The manner in which each flag is changed is
dependent upon the instruction being executed (for example,
AND, OR, XOR). See
Table 19
.
MCU Function
P1.5/MOSI
P1.4/SCK
P1.3/nSS
P1.6/MISO
MOSI
SCK
nSS
Radio Function
MISO
M
S
n
This connection is external to the PRoC LP Chip
Figure 8. SPI Transaction Format
Byte 1
Byte 1+N
Bit #
7
6
[5:0]
[7:0]
Bit Name
DIR
INC
Address
Data
Table 2. CPU Registers and Register Name
Register
Register Name
CPU_F
CPU_PC
CPU_A
CPU_SP
CPU_X
Flags
Program Counter
Accumulator
Stack Pointer
Index
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYRF69213 | Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
| CYRF6936-40LFXC | WirelessUSB⑩ LP 2.4 GHz Radio SoC |
| CYS25G0101DX-ATC | SONET OC-48 Transceiver |
| CYS25G0101DX-ATI | SONET OC-48 Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYRF69103_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_10 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power 16-bit free running timer |
| CYRF69103_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_13 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。