- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYRF69103 (Cypress Semiconductor Corp.) Programmable Radio on Chip Low Power PDF資料下載
參數(shù)資料
| 型號： | CYRF69103 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Programmable Radio on Chip Low Power |
| 中文描述： | 可編程片上無線電低功耗 |
| 文件頁數(shù)： | 33/73頁 |
| 文件大?。?/td> | 683K |
| 代理商： | CYRF69103 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
CYRF69103
Document #: 001-07611 Rev *B
Page 33 of 73
Table 48.P1.1 Configuration (P11CR) [0x0E] [R/W]
Bit #
Field
Read/Write
Default
This register controls the operation of the P1.1 pin
The pull-up resistor on this pin is enabled by the P10CR Register
Note
There is no 2-mA sourcing capability on this pin. The pin can only sink 5 mA at V
OL3
section
7
6
5
4
3
2
1
0
Reserved
–
0
Int Enable
R/W
0
Int Act Low
R/W
0
Reserved
Open Drain
R/W
0
Reserved
–
0
Output Enable
R/W
0
–
0
–
0
Table 49.P1.2 Configuration (P12CR) [0x0F] [R/W]
Bit #
Field
Read/Write
Default
This register controls the operation of the P1.2
Bit 7
CLK Output
0 = The internally selected clock is not sent out onto P1.2 pin
1 = When CLK Output is set, the internally selected clock is sent out onto P1.2 pin.
7
6
5
4
3
2
1
0
CLK Output
R/W
0
Int Enable
R/W
0
Int Act Low
R/W
0
TTL Threshold
R/W
0
Reserved
–
0
Open Drain
R/W
0
Pull-up Enable Output Enable
R/W
0
R/W
0
Table 50.P1.3 Configuration (P13CR) [0x10] [R/W]
Bit #
Field
Read/Write
Default
This register controls the operation of the P1.3 pin
The P1.3 GPIO’s threshold is always set to TTL
When the SPI hardware is enabled, the output enable and output state of the pin is controlled by the SPI circuitry. When the SPI hardware is
disabled, the pin is controlled by the Output Enable bit and the corresponding bit in the P1 data register
Regardless of whether the pin is used as an SPI or GPIO pin the Int Enable, Int act Low, High Sink, Open Drain, and Pull-up Enable control the
behavior of the pin
50-mA sink drive capability is available
7
6
5
4
3
2
1
0
Reserved
–
0
Int Enable
R/W
0
Int Act Low
R/W
0
Reserved
–
0
High Sink
R/W
0
Open Drain
R/W
0
Pull-up Enable Output Enable
R/W
0
R/W
0
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYRF69213 | Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
| CYRF6936-40LFXC | WirelessUSB⑩ LP 2.4 GHz Radio SoC |
| CYS25G0101DX-ATC | SONET OC-48 Transceiver |
| CYS25G0101DX-ATI | SONET OC-48 Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYRF69103_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_10 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power 16-bit free running timer |
| CYRF69103_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_13 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。