- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYRF69103 (Cypress Semiconductor Corp.) Programmable Radio on Chip Low Power PDF資料下載
參數(shù)資料
| 型號(hào)： | CYRF69103 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Programmable Radio on Chip Low Power |
| 中文描述： | 可編程片上無線電低功耗 |
| 文件頁數(shù)： | 8/73頁 |
| 文件大?。?/td> | 683K |
| 代理商： | CYRF69103 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
CYRF69103
Document #: 001-07611 Rev *B
Page 8 of 73
Figure 5. PMU Disabled - External Boost Converter
Low Noise Amplifier (LNA) and Received
Signal Strength Indication (RSSI)
The gain of the receiver may be controlled directly by clearing
the AGC EN bit and writing to the Low Noise Amplifier (LNA)
bit of the RX_CFG_ADR register. When the LNA bit is cleared,
the receiver gain is reduced by approximately 20 dB, allowing
accurate reception of very strong received signals (for
example when operating a receiver very close to the trans-
mitter). An additional 20 dB of receiver attenuation can be
added by setting the Attenuation (ATT) bit; this allows data
reception to be limited to devices at very short ranges.
Disabling AGC and enabling LNA is recommended unless
receiving from a device using external PA.
The RSSI register returns the relative signal strength of the
on-channel signal power.
When receiving, the device may be configured to automati-
cally measure and store the relative strength of the signal
being received as a 5-bit value. When enabled, an RSSI
reading is taken and may be read through the SPI interface.
An RSSI reading is taken automatically when the start of a
packet is detected. In addition, a new RSSI reading is taken
every time the previous reading is read from the RSSI register,
allowing the background RF energy level on any given channel
to be easily measured when RSSI is read when no signal is
being received. A new reading can occur as fast as once every
12
μ
s.
SPI Interface
The SPI interface between the MCU function and the radio
function is a 3-wire SPI Interface. The three pins are MOSI
(Master Out Slave In), SCK (Serial Clock), SS (Slave Select).
There is an alternate 4-wire MISO Interface that requires the
connection of two external pins. The SPI interface is controlled
by configuring the SPI Configure Register. (SPICR Addr:
0x3D).
3-Wire SPI Interface
The radio function receives a clock from the MCU function on
the SCK pin. The MOSI pin is multiplexed with the MISO pin.
Bidirectional data transfer takes place between the MCU
function and the radio function through this multiplexed MOSI
pin. When using this mode the user firmware should ensure
that the MOSI pin on the MCU function is in a high impedance
state, except when the MCU is actively transmitting data.
Firmware must also control the direction of data flow and
switch directions between MCU function and radio function by
setting the SWAP bit [Bit 7] of the SPI Configure Register. The
SS pin is asserted prior to initiating a data transfer between the
MCU function and the radio function. The IRQ function may be
optionally multiplexed with the MOSI pin; when this option is
enabled the IRQ function is not available while the SS pin is
low. When using this configuration, user firmware should
ensure that the MOSI function on MCU function is in a
high-impedance state whenever SS is high.
Figure 6. 3-Wire SPI Mode
4-Wire SPI Interface
The 4-wire SPI communications interface consists of MOSI,
MISO, SCK, and SS.
The device receives SCK from the MCU function on the SCK
pin. Data from the MCU function is shifted in on the MOSI pin.
Data to the MCU function is shifted out on the MISO pin. The
active low SS pin must be asserted for the two functions to
communicate. The IRQ function may be optionally multiplexed
with the MOSI pin; when this option is enabled the IRQ
function is not available while the SS pin is low. When using
this configuration, user firmware should ensure that the MOSI
function on MCU function is in a high-impedance state
whenever SS is high.
PRoC LP
L
V
R
V
B
V
B
V
B
V
C
V
C
V
C
V
I
V
CC
V
Bat
0.047μF
0.047μF
0.047μF
0.047μF
0.047μF
10μF
6.3V
1μF
6.3V
0.047μF
1 Ohm 1%
47 Ohm
External DC-DC
Boost Converter
V
DD_MICRO
V
CC
0.1μF
MCU Function
P1.5/MOSI
P1.4/SCK
P1.3/nSS
MOSI
SCK
nSS
Radio Function
M
S
n
MOSI/MISO multiplexed
on one MOSI pin
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYRF69213 | Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
| CYRF6936-40LFXC | WirelessUSB⑩ LP 2.4 GHz Radio SoC |
| CYS25G0101DX-ATC | SONET OC-48 Transceiver |
| CYS25G0101DX-ATI | SONET OC-48 Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYRF69103_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_10 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power 16-bit free running timer |
| CYRF69103_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
| CYRF69103_13 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。