參數(shù)資料
型號(hào)： CYRF69103
廠商： Cypress Semiconductor Corp.
英文描述： Programmable Radio on Chip Low Power
中文描述： 可編程片上無(wú)線電低功耗
文件頁(yè)數(shù)： 29/73頁(yè)
文件大?。?/td> 683K
代理商： CYRF69103
CYRF69103
Document #: 001-07611 Rev *B
Page 29 of 73
Low-Voltage Detect Control
POR Compare State
Table 39.Low-voltage Control Register (LVDCR) [0x1E3] [R/W]
Bit #
Field
Read/Write
Default
This register controls the configuration of the Power-on Reset/Low-voltage Detection circuit. This register can only be accessed in the second
bank of I/O space. This requires setting the XIO bit in the CPU flags register.
Bits 7:6
Reserved
Bits 5:4
PORLEV[1:0]
This field controls the level below which the precision power-on-reset (PPOR) detector generates a reset
0 0 = 2.7V Range (trip near 2.6V)
0 1 = 3V Range (trip near 2.9V)
1 0 = Reserved
1 1 = PPOR will not generate a reset, but values read from the Voltage Monitor Comparators Register (
Table 40
) give the inter-
nal PPOR comparator state with trip point set to the 3V range setting.
Bit 3
Reserved
Bits 2:0
VM[2:0]
This field controls the level below which the low-voltage-detect trips—possibly generating an interrupt and the level at which the
Flash is enabled for operation.
7
6
5
4
3
2
1
0
Reserved
PORLEV[1:0]
R/W
0
Reserved
–
0
VM[2:0]
R/W
0
–
0
–
0
R/W
0
R/W
0
R/W
0
VM[2:0]
000
001
010
011
100
101
110
111
LVD Trip Point (V)
Max.
2.72
2.94
3.04
3.15
Reserved
Reserved
Reserved
Reserved
Min.
2.69
2.90
3.00
3.10
Typical
2.7
2.92
3.02
3.13
Table 40.Voltage Monitor Comparators Register (VLTCMP) [0x1E4] [R]
Bit #
Field
Read/Write
Default
This read-only register allows reading the current state of the Low-voltage Detection and Precision-Power-On-Reset comparators
Bits 7:2
Reserved
Bit 1
LVD
This bit is set to indicate that the low-voltage-detect comparator has tripped, indicating that the supply voltage has gone below
the trip point set by VM[2:0] (See
Table 39
.)
0 = No low-voltage-detect event
1 = A low-voltage-detect has tripped
Bit 0
PPOR
This bit is set to indicate that the precision-power-on-reset comparator has tripped, indicating that the supply voltage is below
the trip point set by PORLEV[1:0]
0 = No precision-power-on-reset event
1 = A precision-power-on-reset event has tripped
Note
This register can only be accessed in the second bank of I/O space. This requires setting the XIO bit in the CPU flags register
7
6
5
4
3
2
1
0
Reserved
LVD
R
0
PPOR
R
0
–
0
–
0
–
0
–
0
–
0
–
0
[+] Feedback
相關(guān)PDF資料
PDF描述
CYRF69213 Programmable Radio on Chip Low Power
CYRF69213-40LFXC Programmable Radio on Chip Low Power
CYRF6936-40LFXC WirelessUSB⑩ LP 2.4 GHz Radio SoC
CYS25G0101DX-ATC SONET OC-48 Transceiver
CYS25G0101DX-ATI SONET OC-48 Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYRF69103_08 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power
CYRF69103_10 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power
CYRF69103_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power 16-bit free running timer
CYRF69103_12 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power
CYRF69103_13 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Radio on Chip Low Power
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*