- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366584 > ARM610 (Mitel Networks Corporation) General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）) PDF資料下載
參數(shù)資料
| 型號(hào)： | ARM610 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）) |
| 中文描述： | 通用32位微處理器4KB的高速緩存，寫緩沖器和存儲(chǔ)器管理單元（通用32位微處理器（帶4K的字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）） |
| 文件頁數(shù)： | 96/174頁 |
| 文件大?。?/td> | 694K |
| 代理商： | ARM610 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當(dāng)前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁
Instruction and Data Cache (IDC)
ARM610 Data Sheet
6-2
6.1
Introduction
ARM610 contains a 4kByte mixed instruction and data cache. The IDC has 256 lines
of 16 bytes (four words), organised as a 64-way set-associative cache, and uses the
virtual addresses generated by the processor core. The IDC is always reloaded a line
at a time (four words). It may be enabled or disabled via the ARM610 Control Register
and is disabled on
nRESET
. The operation of the cache is further controlled by two
bits:
Cacheable
and
Updateable
, which are stored in the Memory Management Page
Tables (see
·
Chapter 9, Memory Management Unit
the IDC, the MMU must be enabled. The two functions may however be enabled
simultaneously, with a single write to the Control Register.
). For this reason, in order to use
6.2
Cacheable Bit - C
The
used for subsequent read operations. Typically main memory will be marked as
Cacheable to improve system performance, and I/O space as Non-cacheable to stop
the data being stored in ARM610's cache. For example if the processor is polling a
hardware flag in I/O space, it is important that the processor is forced to read data from
the external peripheral, and not a copy of initial data held in the cache. The
bit can be configured for both pages and sections.
Cacheable
bit determines whether data being read may be placed in the IDC and
Cacheable
6.3
Updateable Bit - U
The
during a write operation to maintain consistency with the external memory. In certain
cases automatic updating of cached data is not required: for instance, when using the
MEMC1a memory manager, a read operation in the address space between
3400000H -3FFFFFFH would access the ROMs, but a write operation in the same
address space would change a MEMC register, and should not affect the cached ROM
data. The
Updateable
bit can only be configured by the Level One descriptor: that is
an entire section or all the pages for a single Level One descriptor share the same
configuration.
Updateable
bit determines whether the data in the cache should be updated
6.4
IDC Operation
When the processor performs a read or write operation, the translation entry for that
address is inspected and the state of the cacheable and updateable bits determines
the subsequent action.
6.4.1 Cacheable reads C = 1
The cache is searched for the relevant data; if found in the cache, the data is fed to the
processor using a fast clock cycle (from
FCLK
an external memory access is initiated to read the appropriate line of data (four words)
from external memory and it is stored in a pseudo-randomly chosen entry in the cache
(a linefetch operation).
). If the data is not found in the cache,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARRAYS | NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS |
| ARS2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| AR2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| ARS25A | 25A AUTOMOTIVE BUTTON DIODE |
| ARS25J | 25A AUTOMOTIVE BUTTON DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
| ARM7DIMM-LPC2478 | 功能描述:模塊化系統(tǒng) - SOM LPC2478 ARM7 DIMM Module, Rev 2.2 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| ARM7TDI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔 |
| ARM7TDMI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:general purpose 32-bit microprocessors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。