參數(shù)資料
型號(hào)： ARM610
廠商： Mitel Networks Corporation
英文描述： General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）)
中文描述： 通用32位微處理器4KB的高速緩存，寫緩沖器和存儲(chǔ)器管理單元（通用32位微處理器（帶4K的字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元））
文件頁數(shù)： 14/174頁
文件大?。?/td> 694K
代理商： ARM610
Signal Description
ARM610 Data Sheet
2-2
2.1
Signal Description
Key to Signal Types
IT
Input, TTL threshold
OCZ
Output, CMOS levels, tristateable
ITOTZ
Input/output tristateable, TTL thresholds
ICK
Input, clock levels
Name
Type
Description
A[31:0]
OCZ
Address Bus. This bus signals the address requested for memory
accesses. Normally it changes during
MCLK
HIGH.
ABE
IT
Address bus enable. When this input is LOW, the address bus
nRW
,
nBW
and
LOCK
are put into a high impedance state (Note 1).
A[31:0]
,
ABORT
IT
External abort. Allows the memory system to tell the processor that a
requested access has failed. Only monitored when
external memory.
ARM610
is accessing
ALE
IT
Address latch enable. This input is used to control transparent latches on
the address bus
A[31:0]
,
nBWTT
,
nRW
change during
MCLK
HIGH, but they may be held by driving
See
·
13.2.2 Tald measurement on page 13-3
and
LOCK
. Normally these signals
ALE
LOW.
.
D[31:0]
ITOTZ
Data bus. These are bidirectional signal paths used for data transfers
between the processor and external memory. For read operations (when
nRW
is LOW), the input data must be valid before the falling edge of
MCLK
. For write operations (when
nRW
become valid while
MCLK
is LOW. At high clock frequencies the data may
not become valid until just after the
MCLK
Signals on page 13-3
).
is HIGH), the output data will
rising edge (see
·
13.3 Main Bus
DBE
IT
Data bus enable. When this input is LOW, the data bus,
a high impedance state (Note 1). The drivers will always be high
impedance except during write operations, and
in systems which do not require the data bus for DMA or similar activities.
D[31:0]
is put into
DBE
must be driven HIGH
FCLK
ICK
Fast clock input. When the
performing an internal cycle, it is clocked with the Fast Clock,
ARM610
CPU is accessing the cache or
FCLK
.
LOCK
OCZ
Locked operation.
access sequence, and the memory manager should wait until
LOW before allowing another device to access the memory.
changes while
MCLK
is HIGH and remains HIGH during the locked
memory sequence.
LOCK
is latched by
LOCK
is driven HIGH, to signal a
locked
memory
LOCK
LOCK
goes
ALE
.
MCLK
ICK
Memory clock input. This clock times all
LOW or HIGH period of
alternatively, the
nWAIT
achieve similar effects.
ARM610
memory accesses. The
MCLK
input may be used with a free-running
may be stretched for slow peripherals;
MCLK
to
Table 2-1: Signal descriptions
相關(guān)PDF資料
PDF描述
ARRAYS NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS
ARS2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
AR2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
ARS25A 25A AUTOMOTIVE BUTTON DIODE
ARS25J 25A AUTOMOTIVE BUTTON DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM7-009 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU
ARM720T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip
ARM7DIMM-LPC2478 功能描述:模塊化系統(tǒng) - SOM LPC2478 ARM7 DIMM Module, Rev 2.2 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in
ARM7TDI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔
ARM7TDMI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:general purpose 32-bit microprocessors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*