參數(shù)資料
型號(hào): ARM610
廠商: Mitel Networks Corporation
英文描述: General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器(帶4K字節(jié)緩存,寫緩沖器和存儲(chǔ)器管理單元))
中文描述: 通用32位微處理器4KB的高速緩存,寫緩沖器和存儲(chǔ)器管理單元(通用32位微處理器(帶4K的字節(jié)緩存,寫緩沖器和存儲(chǔ)器管理單元))
文件頁數(shù): 129/174頁
文件大?。?/td> 694K
代理商: ARM610
Bus interface
ARM610 Data Sheet
10-5
10.8 Memory Access Types
ARM610 performs many different bus accesses, and all are constructed out of
combinations of nonsequential and sequential accesses. There may be any number of
idle cycles between two other memory accesses. If a memory access is followed by
an idle period on the bus (as opposed to another nonsequential access), the address,
and the signal
nRW
and
nBW
, will remain at their previous value in order to avoid
unnecessary bus transitions.
The accesses performed by an ARM610 are:
Unbuffered Write
See
·
10.8.1 Unbuffered Writes / Uncacheable Reads
Buffered Write
See
·
10.8.2 Buffered Write
Linefetch
See
·
10.8.3 Linefetch
Level 1 translation fetch
See
·
10.8.4 Translation Fetches
Level 2 translation fetch
See
·
10.8.4 Translation Fetches
Read-Lock-Write sequence
See
·
10.8.5 Read - Lock - Write
10.8.1 Unbuffered Writes / Uncacheable Reads
These are the most basic access types. Apart from the difference between read and
write, they are the same. Each may consist of a single (LDR/STR) or multiple (LDM/
STM) access. A multiple access consists of a nonsequential access followed by a
sequential access. These cycles always reflect the type of the instruction requesting
the cycle (ie. read/write, byte/word).
10.8.2 Buffered Write
The external bus cycle of a buffered write is identical to and indistinguishable from the
bus cycle of an unbuffered write. These cycles always reflect the type (byte/word) of
the instruction requesting the cycle. If several write accesses are stored concurrently
within the write buffer, each access on the bus will start with a nonsequential access.
10.8.3 Linefetch
This appears on the bus as a nonsequential access followed by three sequential
accesses. Linefetch accesses always start on a quad-word boundary, and are always
word accesses. So if the instruction which caused the linefetch was a byte load
instruction (ie. LDRB), the linefetch access will be a word access on the bus.
相關(guān)PDF資料
PDF描述
ARRAYS NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS
ARS2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
AR2540 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE
ARS25A 25A AUTOMOTIVE BUTTON DIODE
ARS25J 25A AUTOMOTIVE BUTTON DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM7-009 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU
ARM720T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip
ARM7DIMM-LPC2478 功能描述:模塊化系統(tǒng) - SOM LPC2478 ARM7 DIMM Module, Rev 2.2 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in
ARM7TDI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔
ARM7TDMI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:general purpose 32-bit microprocessors