- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364515 > 84220 (LSI Corporation) Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) PDF資料下載
參數(shù)資料
| 型號： | 84220 |
| 廠商： | LSI Corporation |
| 英文描述： | Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) |
| 中文描述： | 四100BaseTX/100BaseFX/10BaseT物理層裝置（高度集成的以太網(wǎng)收發(fā)器，雙絞線和光纖以太網(wǎng)的應(yīng)用）（四通道100BaseTX/100BaseFX/10BaseT物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器） ） |
| 文件頁數(shù)： | 30/92頁 |
| 文件大?。?/td> | 1401K |
| 代理商： | 84220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
30
MD400177/B
84220
Table 5. LED Function Definition
Notes:
When the FX interface is enabled, LED0 becomes FEF.
Default = 000 When pin LEDDEF = 0
Bits 16. [13:11] forced to 001 When
pin LEDDEF = 1
Table 6. LED Event Definition
2.25 REPEATER MODE
The 84220 has one predefined repeater mode which can
be enabled by either asserting the REPEATER pin or by
setting the repeater mode bit in the Global Configuration
register. When this mode is enabled the device operation
is altered as follows:
TXEN to CRS loopback is disabled.
AutoNegotiation is disabled.
100 Mbps operation is enabled.
Half Duplex operation is enabled.
Bits
16.[13:11]
111
LED3
LINK +
ACT
LINK
LINK
LINK
LINK
LINK
LINK +
ACT
LINK
100
LED2
COL
LED1
10/100
LED0
FDX
110
101
100
011
010
001
RXACT
RXACT
RXACT
COL
ACT
COL
TXACT
TXACT
TXACT
FDX
FDX
FDX
COL
FDX
10/100
10/100
10/100
10/100
000
ACT
FDX
LINK10
Symbol
ACT
Definition
Activity Occurred, Stretch Pulse to
100 mS
Collision Occurred, Stretch Pulse to
100 mS
100 Mb Link Detected
10 Mb Link Detected
100 Mb or 10 Mb Link Detected
LED on if Link Detected (10 or 100).
LED Blinks if Activity Determined,
Stretch Pulse to 100 mS
Full Duplex Mode Enabled
10 Mb Mode Enabled (High) or
100 Mb Mode Enabled (Low)
COL
LINK100
LINK10
LINK
LINK+ACT
FDX
10/100
Note that the repeater mode, enabled by the REPEATER
pin, is only one of many possible repeater modes
available on the device Other modes are available by
setting the appropriate register bits or pins to enable or
disable the desired functions for a given repeater mode
type. For detailed information on other possible repeater
modes, refer to the REPEATER APPLICATIONS Section.
2.26 MI SERIAL PORT
2.26.1 Signal Description
The MI serial port has six pins, MDC, MDIO, MDINT and
PHYAD[4:2]. MDC is the serial shift clock input. MDIO is a
bidirectional data I/O pin. MDINT is an interrupt output.
PHYAD[4:2] are physical address pins.
Pins PHYAD[4:2] set the three most significant bits of the
PHY address. The two least significant bits of the PHY
address are set internally to match the channel number,
as shown in Table 7.
Table 7. PHYAD[1:0] Settings
2.26.2 Timing
Figure 10 shows a timing diagram for a MI serial port
cycle.
The MI serial port is idle when at least 32 continuous 1's
are detected on MDIO and remains idle as long as
continuous 1's are detected. During idle, MDIO is in the
high impedance state. When the MI serial port is in the
idle state, a 01 pattern on the MDIO pin initiates a serial
shift cycle. Data on MDIO is then shifted in on the next 14
rising edges of MDC (MDIO is high impedance). If the
register access mode is not enabled, on the next 16 rising
edges of MDC, data is either shifted in or out on MDIO,
depending on whether a write or read cycle was selected
with the bits READ and WRITE. After the 32 MDC cycles
have been completed, one complete register has been
read/written, the serial shift process is halted, data is
latched into the device, and MDIO goes into high
impedance state. Another serial shift cycle cannot be
initiated until the idle condition (at least 32 continuous 1's)
is detected.
PHYAD1
1
PHYAD0
1
Channel 3
Channel 2
1
0
Channel 1
0
1
Channel 0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84221 | 84221 Quad 10/100 Mbps TX/FX/10BT (PHY) manual 1/99 |
| 84221 | Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) |
| 84301 | 84301 4-Port Fast Ethernet Controller manual 3/98 |
| 84301 | 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器) |
| 84717000 | MINIATURNAEHERUNGSSCHALTER 4MM GLATT PNP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8422002AGI | 制造商:Integrated Device Technology Inc 功能描述:8422002AGI - Rail/Tube |
| 8422002AGI-01 | 制造商:Integrated Device Technology Inc 功能描述:8422002AGI-01 - Rail/Tube |
| 8422002AGI-01LF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TOLVHSTL FREQUENCY SYNTHESIZER |
| 8422002AGI-01LFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TOLVHSTL FREQUENCY SYNTHESIZER |
| 8422002AGI-01T | 制造商:Integrated Device Technology Inc 功能描述:8422002AGI-01T - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。