![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_500.png)
IDT EJTAG System
Hardware Breakpoints
79RC32438 User Reference Manual
20 - 34
November 4, 2002
Notes
Register addresses are shown in section “Instruction Breakpoint Registers” on page 20-43.
Overview of Data Breakpoint Registers
Table 4-2 lists the Data Breakpoint Registers. The Data Breakpoint Status register provides implementa-
tion indication and status for data breakpoints in general. The 1 to 15 implemented breakpoints are
numbered 0 to 14, respectively, for registers and breakpoints. The specific breakpoint number is indicated
by “n”. The registers for data value compares are only implemented if the value compares for the data
breakpoints are implemented, which occurs when either the NoLVmatch bit or the NoSVmatch bit in the
DBS is 0.
Register
Mnemonic
Register Name
and Description
Reference
Compliance
Level
IBS
Instruction Breakpoint
Status
See section “Instruction
Breakpoint Status (IBS)
Register” on page 20-43.
Required if any instruc-
tion breakpoints are
implemented, optional
otherwise.
IBAn
Instruction Breakpoint
Address n
See section “Instruction
Breakpoint Address n
(IBAn) Register” on page
20-44.
Required with instruc-
tion breakpoint n,
optional otherwise.
IBMn
Instruction Breakpoint
Address Mask n
See section “Instruction
Breakpoint Address
Mask n (IBMn) Register”
on page 20-45.
IBASIDn
Instruction Breakpoint
ASID n
See section “Instruction
Breakpoint ASID n
(IBASIDn) Register” on
page 20-45.
Required with instruc-
tion breakpoint n,
optional otherwise. Not
implemented if ASIDsup
bit in IBS is 0 (zero).
IBCn
Instruction Breakpoint
Control n
See section “Instruction
Breakpoint Control n
(IBCn) Register” on page
20-46.
Required with instruc-
tion breakpoint n,
optional otherwise.
Table 20.20 Instruction Breakpoint Register Summary
Register
Mnemonic
Register Name and
Description
Reference
Compliance
DBS
Data Breakpoint Status
See section “Data Break-
point Status (DBS) Regis-
ter” on page 20-47.
Required if any
data breakpoints
are implemented,
optional other-
wise.
DBAn
Data Breakpoint Address n
See section “Data Break-
point Address n (DBAn)
Register” on page 20-48.
Required with
data breakpoint n,
optional other-
wise.
Table 20.21 Data Breakpoint Register Description (Part 1 of 2)