国产高中美女黄频视频大全,国产成人亚洲综合91精品,3D动漫精品啪啪一区二区免费

您好，
買賣IC網(wǎng)歡迎您。
請(qǐng)登錄
免費(fèi)注冊(cè)

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360546 > 79RC32V333-100DH Microprocessor PDF資料下載

型號(hào)：	79RC32V333-100DH
英文描述：	Microprocessor
中文描述：	微處理器
文件頁(yè)數(shù)：	358/654頁(yè)
文件大小：	6963K
代理商：	79RC32V333-100DH

IDT Ethernet Interfaces

Ethernet MII Management Interface

79RC32438 User Reference Manual

November 4, 2002

Ethernet MII Management Interface

The MII management interface provides a simple serial interface for controlling PHYs and for gathering

status from PHYs. Both Ethernet interfaces share a single MII management interface. The interface

consists of two pins for reading and writing registers in a PHY:

Clock pin (MIIMDC)

Bidirectional data pin (MIIDIO)

The clock for the management interface is generated by the CPU core and driven on the MIIMDC pin.

The clock frequency driven on this pin is based on the Ethernet management clock generated by the

Ethernet clock prescalar. The Ethernet clock prescalar value should be selected such that the minimum

high and low times for the MIIMDC pin are at least 160 ns, and the minimum period is 400 ns.

A PHY register is read by first writing the desired PHY address into the PHY address (PHYADDR) field

of the MII management address (MIIMADDR) register and writing the desired register address in the

Setting the read (RD) bit in the MII management command (MIICMD) register causes a single read

operation to be performed.

Setting the scan (SCN) bit in the MIICMD register causes repeated reads to be performed from the

selected PHY register.

Once the read data not valid (NV) bit in the MII management indicators register (MIIMIND) is cleared to

0, the value read from the selected PHY register may be read from the MII management read data register

(MIIMRDD) by the CPU core.

A PHY register may be written by writing the desired PHY address into the PHY address (PHYADDR)

field of the MIIMADDR register, and then writing the data to the MII management write data (MIIWTD)

interface to the selected PHY register. The PHY write operation is completed when the busy (BSY) bit in the

MIIMIND register is cleared.

MII Management Configuration Register

Figure 11.29 MII Management Configuration Register (MIIMCFG)

Description:

Any value may be written to this field.

Initial Value:

Previous value written

Write Effect:

Modify value

相關(guān)PDF資料	PDF描述
79RC32V333-100DHI	8-Pin, 1.5KB Flash Program, 64B Flash Data, 8MHz Internal Oscillator, -40C to +85C, 8-DFN, T/R
79RC32V333-133DH	8-pin, 1.5KB Flash Program, 64B Flash Data, 8MHz Internal Oscillator, -40C to +85C, 8-SOIC 150mil, T/R
79RC32V333-133DHI	Microprocessor
79RC32V333-150DH	8 PIN, 1.75KB, FLASH, 64B RAM, COMPARATOR, 8MHZ INTERNAL OSCILLATOR, -40C to +125C, 8-PDIP, TUBE
79RC32V333-150DHI	Microprocessor

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
79RC32V333-100DHI	制造商:未知廠家制造商全稱:未知廠家功能描述:Microprocessor
79RC32V333-133DH	制造商:未知廠家制造商全稱:未知廠家功能描述:Microprocessor
79RC32V333-133DHI	制造商:未知廠家制造商全稱:未知廠家功能描述:Microprocessor
79RC32V333-150DH	制造商:未知廠家制造商全稱:未知廠家功能描述:Microprocessor
79RC32V333-150DHI	制造商:未知廠家制造商全稱:未知廠家功能描述:Microprocessor

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝

采購(gòu)需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

我的聯(lián)系方式

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)