IDT Table of Contents
79RC32438 User Reference Manual
xi
November 4, 2002
Notes
IPBus Monitor Record Control .......................................................................................18-14
IPBus Monitor Trigger Position.......................................................................................18-15
IPBus Monitor Trigger Time............................................................................................18-15
IPBus Monitor Record Formats......................................................................................18-16
Event Monitor...........................................................................................................................18-17
Event Monitor Control Register......................................................................................18-20
Event Monitor [0..7] Count Register...............................................................................18-20
Event Monitor 0 Compare Register................................................................................18-21
Debug Pins..............................................................................................................................18-22
19 JTAG Boundary Scan
Introduction................................................................................................................................19-1
System Logic TAP Controller Overview.....................................................................................19-2
Signal Definitions.......................................................................................................................19-2
Test Data Register (DR).............................................................................................................19-3
Boundary Scan Registers ................................................................................................19-3
Instruction Register (IR).............................................................................................................19-5
EXTEST...........................................................................................................................19-6
SAMPLE/PRELOAD ........................................................................................................19-7
BYPASS...........................................................................................................................19-7
CLAMP.............................................................................................................................19-7
DEVICEID........................................................................................................................19-7
VALIDATE ........................................................................................................................19-8
RESERVED......................................................................................................................19-8
UNUSED..........................................................................................................................19-8
Usage Considerations...............................................................................................................19-8
20 EJTAG System
Introduction................................................................................................................................20-1
Functional Description...............................................................................................................20-1
EJTAG Components.........................................................................................................20-1
Register and Memory Map Overview...............................................................................20-2
EJTAG Processor Core Extensions...........................................................................................20-6
Overview..........................................................................................................................20-6
Debug Mode Execution....................................................................................................20-6
Debug Exceptions..........................................................................................................20-13
Debug Mode Exceptions................................................................................................20-19
Interrupts and NMIs........................................................................................................20-21
Reset and Soft Reset of Processor................................................................................20-22
EJTAG Instructions.........................................................................................................20-23
EJTAG Coprocessor 0 Registers...................................................................................20-24
Debug Control Register...........................................................................................................20-30
Hardware Breakpoints.............................................................................................................20-32
Instruction Breakpoint Features.....................................................................................20-32
Data Breakpoint Features..............................................................................................20-33
Overview of Instruction and Data Breakpoint Registers.................................................20-33
Conditions for Matching Breakpoints .............................................................................20-35
Debug Exceptions from Breakpoints..............................................................................20-40