E
7.3
28F1602C3, 28F3204C3
19
PRODUCT PREVIEW
Locking the Protection Register
The user-programmable segment of the protection
register is lockable by programming Bit 1 of the
PR-LOCK location to 0. Bit 0 of this location is
programmed to 0 at the Intel factory to protect the
unique device number. This bit is set using the
Protection Program command to program
“FFFD” to
the PR-LOCK location. After these bits have been
programmed, no further changes can be made to
the values stored in the protection register.
Protection Program commands to a locked section
will result in a status register error (program error bit
SR.4 and Lock Error bit SR.1 will be set to 1).
Protection register lockout state is not reversible.
4 Words
Factory Programmed
4 Words
User Programmed
PR-LOCK
88H
85H
84H
81H
80H
0645_05
Figure 3. Protection Register Memory Map
8.0
FLASH MEMORY PROGRAM
AND ERASE VOLTAGES
Intel 3 Volt Advanced+ Stacked-CSP products
provide in-system programming and erase in the
1.65 V–3.3 V
range.
programming, it also includes a low-cost, backward-
compatible 12 V programming feature.
For
fast
production
8.1
Improved 12 Volt Production
Programming
When F-V
PP
is between 1.65 V and 3.3 V, all
program and erase current is drawn through the
F-V
CC
signal. Note that if F-V
PP
is driven by a logic
signal, V
IH
min = 1.65 V. That is, F-V
PP
must remain
above
1.65 V
to
perform
modifications. When F-V
PP
is connected to a 12 V
power supply, the device draws program and erase
current directly from the F-V
PP
signal. This
eliminates the need for an external switching
transistor to control the voltage F-V
PP
. Figure 12
shows examples of how the flash power supplies
can be configured for various usage models.
in-system
flash
The 12 V F-V
PP
mode enhances programming
performance during the short period of time typically
found in manufacturing processes; however, it is
not intended for extended use. 12 V may be applied
to F-V
PP
during program and erase operations for a
maximum of 1000 cycles on the main blocks and
2500 cycles on the parameter blocks. F-V
PP
may
be connected to 12 V for a total of 80 hours
maximum. Stressing the device beyond these limits
may cause permanent damage.
8.2
F-V
≤
V
for Complete
Protection
In addition to the flexible block locking, the F-V
PP
programming voltage can be held low for absolute
hardware write protection of all blocks in the flash
device. When F-V
PP
is below V
PPLK
, any program or
erase operation will result in a error, prompting the
corresponding status register bit (SR.3) to be set.