- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372964 > Z87200 (ZILOG INC) CAP 0.047UF 100V 10% X7R AXIAL TR-14 PDF資料下載
參數(shù)資料
| 型號： | Z87200 |
| 廠商： | ZILOG INC |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | CAP 0.047UF 100V 10% X7R AXIAL TR-14 |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 38/54頁 |
| 文件大?。?/td> | 449K |
| 代理商： | Z87200 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Z87200
Spread-Spectrum Transceiver
Zilog
4-38
DS96WRL0400
CONTROL REGISTERS
(Continued)
Address 3B
H
:
Bit 0 — Matched Filter Loopback Enable
The Z87200 incorporates a loopback capability that feeds
the encoded and spread transmit signals TXIOUT and TX-
QOUT directly into the PN Matched Filter inputs. This test
mode allows the baseband portion of the system to be test-
ed independently of the BPSK/QPSK Modulator and
Downconverter.
Setting bit 0 of address 3B
H
high enables this loopback
path; setting it low puts the device into its normal operating
mode.
Bit 1 — I.F. Loopback Enable
The Z87200 incorporates a loopback capability that feeds
the encoded, spread and modulated transmit signal
TXIFOUT
7-0
directly into the receiver RXIIN
7-0
input. This
test mode allows the entire digital portion of the system to
be tested. Since only the I channel is provided as an input,
I.F. loopback requires that the PN chip rate and RXIFCLK
rate be consistent with Direct I.F. Sampling Mode.
Setting bit 1 of address 3B
H
high enables this loopback
path; setting it low puts the device into its normal operating
mode.
Bits 3-2 — Receiver Overlay Select
The Z87200 incorporates programmable overlay code
generators in both the transmitter and receiver. When en-
abled, the selected receiver overlay code is subtracted
from the data symbols, one overlay bit per symbol in both
BPSK and QPSK modes. No synchronization beyond the
burst acquisition synchronization that is intrinsic to opera-
tion of the Z87200 is required since the overlay code gen-
erators in both the transmitter and the receiver are auto-
matically reset at the start of each burst. The addition of
the overlay code randomizes the transmitted data se-
quence to guarantee that the spectrum of the transmitted
signal will be adequately whitened and will not contain a
small number of spectral lines even when the data itself is
not random.
Three transmit and receive overlay codes can be selected,
where they are each maximal length sequences with
lengths of 63, 511 and 1023 symbols. The receiver overlay
codes are enabled and selected by the settings of bits 3-2
of address 3B
H
, as shown in Table 19.
Addresses 3C
H
through 3F
H
: Unused
Transmit Control Registers
Address 40
H
:
Bit 0 — Transmit BPSK
This bit configures the transmitter for either BPSK or
QPSK mode transmission. and differential encoding.
If programmed for BPSK mode, data is requested by the
Z87200 by a rising edge of output signal TXBITPLS, where
TKBITPLS is generated once per symbol, one chip period
before the end of the current symbol. At the end of the
symbol duration, the TXIN data is latched into the device.
TXBITPLS falls low immediately following the rising edge
of TXIFCLK, which latches the TXIN value, and is generat-
ed repeatedly at the symbol rate as long as the input signal
MTXEN remains high.
In QPSK mode, data is requested by the Z87200 by a ris-
ing edge of output signal TXBITPLS, where this signal is
generated in this mode twice per symbol, first one chip pe-
riod before the middle of the symbol and then one chip pe-
riod before the end of the symbol. TXBITPLS requests the
data exactly one chip cycle before latching the TXIN data
into the device. TXBITPLS falls low immediately following
the rising edge of TXIFCLK, which latches the TXIN value.
When bit 0 of address 40
H
is set low, the transmitter is con-
figured in QPSK mode; when it is set high, the transmitter
is configured in BPSK mode.
Table 20. Receiver Overlay Code Select
Bits 3-2 in
Addr. 3B
H
0
1
2
3
Overlay Code Length
and Polynomial
Overlay Code Disabled
63: 1 +x
-2
+x
-3
+x
-5
+x
-6
511: 1 +x
-2
+x
-3
+x
-5
+x
-9
1023: 1 + x
-2
+x
-3
+x
-5
+x
-10
相關PDF資料 |
PDF描述 |
|---|---|
| ZA3020 | 2A STEP DOWN PWM SWITCH MODE DC DC REGULATORS |
| ZA3020DS | 2A STEP DOWN PWM SWITCH MODE DC DC REGULATORS |
| ZC0302 | VGA & CIF USB PC Camera Controller |
| ZCN0545A | N-CHANNEL ENHANCEMENT MODE VERTICAL IGBT |
| ZD2.4-CL2-R | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z8720020FSC | 功能描述:IC SS MODEM 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| Z8720020FSC00TR | 功能描述:IC SS TXRX MODEM 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| Z8720020FSG | 功能描述:IC SS MODEM 100-QFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| Z8720045FSC | 功能描述:射頻收發(fā)器 SS MODEM RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| Z8720045FSC00TR | 功能描述:IC SS TXRX MODEM 45MHZ 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。