參數(shù)資料
型號: Z87200
廠商: ZILOG INC
元件分類: 通信及網(wǎng)絡
英文描述: CAP 0.047UF 100V 10% X7R AXIAL TR-14
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 17/54頁
文件大?。?/td> 449K
代理商: Z87200
Z87200
Spread-Spectrum Transceiver
Zilog
4-17
DS96WRL0400
The Z87200 contains a fully programmable 64-tap com-
plex (dual I and Q channel) PN Matched Filter with coeffi-
cients which can be set to
±
1 or zero according to the con-
tents of either the Acquisition/Preamble or Data Symbol
Code Coefficient Registers. By setting the coefficients of
the end taps of the filter to zero, the effective length of the
filter can be reduced for use with PN codes shorter than 64
bits. Power consumption may also be reduced by turning
off those blocks of 7 taps for which all the coefficients are
zero, using bits 6-0 of address 39H. Each ternary coeffi-
cient is stored as a 2-bit number so that a PN code of
length N is stored as N 2-bit non-zero PN coefficients. Note
that, as a convention, throughout this document the first
PN Matched Filter tap encountered by the signal as it en-
ters the I and Q channel tapped delay lines is referred to
as “Tap 0.” Tap 63 is then the last tap of the PN Matched
Filter.
The start of each burst is expected to be a single symbol
PN-spread by the Acquisition/Preamble code. The receiv-
er section of the Z87200 is automatically configured into
acquisition mode so that the Matched Filter Acquisi-
tion/Preamble Coefficients stored in addresses 07
H
to 16
H
are used to despread the received signal. Provided that
this symbol is successfully detected, the receiver will auto-
matically switch from acquisition mode, and the Matched
Filter Data Symbol Coefficients stored in addresses 17
H
to
26
H
will then be used to despread subsequent symbols.
To allow the system to sample the incoming signal asyn-
chronously (at the I.F. sampling rate) with respect to the
PN spreading rate, the PN Matched Filter is designed to
operate with two signal samples (at the baseband sam-
pling rate) per chip. A front end processor (FEP) operating
on both the I and Q channels averages the incoming data
over each chip period by adding each incoming baseband
sample to the previous one:
FEP
OUT
= FEP
IN
(1 + z
–1
)
After the addition, the output of the FEP is rounded to a 3-
bit offset 2’s complement word with an effective range of
±
3.5 such that the rounding process does not introduce
any bias to the data. The FEP can be disabled by setting
bit 0 of address 27
H
to 1, but for normal operation the FEP
should be enabled.
The PN Matched Filter computes the cross-correlation be-
tween the I and Q channel signals and the locally stored
PN code coefficients at the baseband sampling rate, which
is twice per chip. The 3-bit signals from each tap in the PN
Matched Filter are multiplied by the corresponding coeffi-
cient in two parallel tapped delay lines. Each delay line
consists of 64 multipliers which multiply the delayed
3-bit signals by zero or
±
1 according to the value of the tap
coefficient. The products from the I and Q tapped delay
lines are added together in the I and Q Adders to form the
sums of the products, representing the complex cross-cor-
relation factor. The correlation I and Q outputs are thus:
n = 63
Output
(I, Q)
=
Σ
Data
n(I, Q)
* Coefficient
n(I, Q)
n = 0
These I and Q channel PN Matched Filter outputs are 10-
bit signals, with I and Q channel programmable viewports
provided to select the appropriate output bits as the 8-bit
inputs to the Power Detector and DPSK Demodulator
blocks. Both I and Q channel viewports are jointly con-
trolled by the data stored in bits 1-0 of address 28
H
and are
saturation protected.
Two power saving methods are used in the PN Matched
Filter of the Z87200. As discussed previously, the first
method allows power to be shut off in the unused taps of
the PN Matched Filter when the filter length is configured
to be less than 64 taps. The second method is a propri-
etary technique that (transparently to the user) shuts down
the entire PN Matched Filter during portions of each sym-
bol period.
相關PDF資料
PDF描述
ZA3020 2A STEP DOWN PWM SWITCH MODE DC DC REGULATORS
ZA3020DS 2A STEP DOWN PWM SWITCH MODE DC DC REGULATORS
ZC0302 VGA & CIF USB PC Camera Controller
ZCN0545A N-CHANNEL ENHANCEMENT MODE VERTICAL IGBT
ZD2.4-CL2-R Low Current Operation at 250 ,Low Reverse Leakage,Low Noise Zener Diode
相關代理商/技術(shù)參數(shù)
參數(shù)描述
Z8720020FSC 功能描述:IC SS MODEM 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND
Z8720020FSC00TR 功能描述:IC SS TXRX MODEM 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND
Z8720020FSG 功能描述:IC SS MODEM 100-QFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND
Z8720045FSC 功能描述:射頻收發(fā)器 SS MODEM RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
Z8720045FSC00TR 功能描述:IC SS TXRX MODEM 45MHZ 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND