XRT72L71
á
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
86
TABLE 98: TX CP OAM REGISTER
REGISTER 97
TX CP OAM REGISTER
HEX ADDRESS: 0X61
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7
Send OAM
Sem
0
A “0” to “1” transitions configures the Transmit Cell Processor to transmit an
OAM cell.
NOTE: This bit-field is only active if the XRT72L71 is configured to operate
in the “ATM UNI” Mode.
6
Tx CRC10 Enable
R/W
0
0: OAM Cell CRC-10 Calculation and Insertion are disabled.
1: OAM Cell CRC-10 Calculation and Insertion is enabled. The Transmit
Cell Processor will compute and insert the CRC-10 value within each “out-
bound” OAM cell.
NOTE: This bit-field is only active if the XRT72L71 is configured to operate
in the “ATM UNI” Mode.
5-0
Unused
RO
0x00
TABLE 99: TX CP HEC ERROR MASK REGISTER
REGISTER 98
TX CP HEC ERROR MASK REGISTER
HEX ADDRESS: 0X62
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-0
HEC Error Mask
R/W
0x00
The Transmit Cell Processor block always XORs contents of this register with
the contents of the HEC byte (within each “outbound” ATM cell). This
“XORed” value is then written back into the “HEC” byte field, within each
“outbound” ATM cell; prior to transmission. Setting any of these bit-fields to
“1” introduces error in that specific bit, within each “outbound” HEC byte.
Register must be set to 0x00 for normal operation,
NOTE: This bit-field is only active if the XRT72L71 is configured to operate
in the “ATM UNI” Mode.
TABLE 100: FUTURE USE
REGISTER 99
FUTURE USE
HEX ADDRESS: 0X63
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
TABLE 101: TX CP IDLE CELL PATTERN HEADER BYTE-1
REGISTER 100
TX CP IDLE CELL PATTERN HEADER BYTE-1
HEX ADDRESS: 0X64
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-0
Tx Idle Cell Pattern 1
R/W
0x00
Contains pattern for the first header byte of each “outbound” idle cell.
Register is set to 0x00 when transmitting standard idle cell pattern.
NOTE: This bit-field is only active if the XRT72L71 is configured to operate
in the “ATM UNI” Mode.