參數(shù)資料
| 型號： | XRT72L71IQ |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 92/102頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER DS3 ATM UNI 160PQFP |
| 產品變化通告： | XRT72Lx Series Obsolescence 02/May/2012 |
| 標準包裝： | 24 |
| 控制器類型： | DS3 ATM UNI，透明通道調幀器 |
| 電源電壓： | 3.3V |
| 電流 - 電源： | 120mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 160-BQFP |
| 供應商設備封裝： | 160-PQFP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁當前第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
á
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
5
8RLOL
I
Receive Loss of Lock Indicator—from the XRT7300 E3/DS3/STS-1 LIU IC:
This input pin is intended to be connected to the RLOL (Receive Loss of Lock)
output pin of the XRT7300 LIU IC. The user can monitor the state of this pin by
reading the state of Bit 1 (RLOL) within the Line Interface Scan Register
(Address = 0x73). If this input pin is “Low”, then it means that the phase-locked-
loop circuitry, within the XRT7300 is properly locked onto the incoming DS3
data-stream; and is properly recovering clock and data from this DS3 data-
stream. However, if this input pin is “High”, then it means that the phase-
locked-loop circuitry, within the XRT7300 has lost lock with the incoming DS3
data-stream, and is not properly recovering clock and data.
For more information on the operation of the XRT7300 E3/DS3/STS-1 LIU IC,
please consult the "XRT7300 E3/DS3/STS-1 LIU IC" data sheet.
NOTE: If the designer is not using the XRT7300 DS3/E3/STS-1 LIU IC, this
input pin can be used for other purposes.
9D11
I/O
Bi-Directional Data bus (Microprocessor Interface Section): This pin is
inactive if the Microprocessor Interface block is configured to operate over an
8-bit wide data bus. Please see description for D15, pin 1.
10
TxFrame
O
Transmit End of DS3 Frame Indicator:
The function of this pin is same in both Clear Channel and ATM UNI modes of
the XRT72L71. This pin marks the end of each DS3 frame.
ATM UNI Mode
This pin is pulsed for one DS3 clock period when the transmit input interface
is processing the last bit of the given DS3 frame. This just serves as an indica-
tion to terminal equpiment in the ATM UNI mode.
Clear Channel Mode
When the XRT72L71is configured to operate in the “Clear-Channel Framer”
mode, then the Transmit DS3 Framer block will pulse this output pin “High” (for
one bit period) when the “Transmit Payload Data Input Interface” block is pro-
cessing the last bit of a given DS3 frame.
The purpose of this output pin is to alert the Terminal Equipment that it needs
to begin transmission of a new DS3 frame to the XRT72L71 (e.g., to permit
the XRT72L71 to maintain Transmit DS3 framing alignment control over the
Terminal Equipment).
11
D10
I/O
Bi-Directional Data bus (Microprocessor Interface Section): This pin is
inactive if the Microprocessor Interface block is configured to operate over an
8 bit data bus. (Please see description for D15, pin 1)
12
Req
O
Receive Equalization Bypass Control Output Pin—(to be connected to
the XRT7300 E3/DS3/STS-1 LIU IC): This output pin is intended to be con-
nected to the Req input pin of the XRT7300 E3/DS3/STS-1 LIU IC. The user can
control the state of this output pin by writing a ‘0’ or ‘1’ to Bit 5 (Req) of the
Line Interface Driver Register (Address = 0x72). If the user commands this
signal to toggle “High” then it will cause the incoming DS3 line signal to “by-
pass” equalization circuitry, within the XRT7300. Conversely, if the user com-
mands this output signal to toggle “Low”, then the incoming DS3 line signal
with be routed through the equalization circuitry. For information on the criteria
that should be used when deciding whether to bypass the equalization cir-
cuitry or not, please consult the “XRT7300 E3/DS3/STS-1 LIU IC” data sheet.
Writing a “1” to Bit 5 of the Line Interface Drive Register (Address = 0x72) will
cause this output pin to toggle “High”. Writing a “0” to this bit-field will cause
this output pin to toggle “Low”.
NOTE: If the designer is not using the XRT7300 E3/DS3/STS-1 LIU IC, then
this output pin can be used for other purposes.
PIN DESCRIPTION (CONTINUED)
PIN NO.
SYMBOL
TYPE
DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| XRT73L02MIV-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
| XRT73L03BIV-F | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| XRT73L04BIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73L06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73LC00AIV-F | IC LIU STS1/DS3/E3 SGL 44TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT72L71IQ-F | 功能描述:網絡控制器與處理器 IC Single CH DS3 UNI (3.3V) RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L73IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT72L74IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT7300 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300ES | 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。