參數(shù)資料
型號(hào)： STPCI2EEYC
廠商： STMICROELECTRONICS
元件分類： 外設(shè)及接口
英文描述： MULTIFUNCTION PERIPHERAL, PBGA516
封裝： PLASTIC, BGA-516
文件頁(yè)數(shù)： 24/80頁(yè)
文件大?。?/td> 854K
代理商： STPCI2EEYC
PIN DESCRIPTION
Issue 0.4 - July 16, 2001
30/80
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
DREQ_MUX[1:0]
ISA Bus Multiplexed DMA Re-
quest. These are the ISA bus DMA request sig-
nals. They are to be encoded before connection to
the STPC Industrial using ISACLK and ISACLKX2
as the input selection strobes.
TC
ISA Terminal Count. This is the terminal count
output of the DMA controller and is connected to
the TC line of the ISA bus. It is asserted during the
last DMA transfer, when the Byte count expires.
3.3.7 PCMCIA INTERFACE
RESET Card Reset. This output forces a hard
reset to a PC Card.
A[25:0]
Address Bus. These are the 25 low bits of
the system address bus of the PCMCIA bus.
These pins are used as an input when an PCMCIA
bus owns the bus and are outputs at all other
times.
D[15:0] I/O Data Bus (PCMCIA). These are the
external PCMCIA databus pins.
IORD#
I/O Read. This output is used with REG# to
gate I/O read data from the PC Card, (only when
REG# is asserted).
IOWR#
I/O Write. This output is used with REG#
to gate I/O write data from the PC Card, (only
when REG# is asserted).
WP
Write Protect. This input indicates the status
of the Write Protect switch (if fitted) on memory PC
Cards (asserted when the switch is set to write
protect).
BVD1, BVD2
Battery Voltage Detect. These in-
puts will be generated by memory PC Cards that
include batteries and are an indication of the con-
dition of the batteries. BVD1 and BVD2 are kept
asserted high when the battery is in good condi-
tion.
READY#/BUSY#/IREQ#
Ready/busy/Interrupt re-
quest. This input is driven low by memory PC
Cards to signal that their circuits are busy
processing a previous write command.
WAIT#
Bus Cycle Wait. This input is driven by the
PC Card to delay completion of the memory or I/O
cycle in progress.
OE#
Output Enable. OE# is an active low output
which is driven to the PC Card to gate Memory
Read data from memory PC Cards.
WE#/PRGM#
Write Enable. This output is used by
the host for gating Memory Write data. WE# is
also used for memory PC Cards that have pro-
grammable memory.
REG#
Attribute Memory Select. This output is in-
active (high) for all normal accesses to the Main
Memory of the PC Card. I/O PC Cards will only re-
spond to IORD# or IOWR# when REG# is active
(low). Also see Section 3.3.6
CD1#, CD2#
Card Detect. These inputs provide
for the detection of correct card insertion. CD#1
and CD#2 are positioned at opposite ends of the
connector to assist in the detection process.
These inputs are internally grounded on the PC
Card therefore they will be forced low whenever a
card is inserted in a socket.
CE1#, CE2#
Card Enable. These are active low
output signals provided from the PCIC. CE#1 ena-
bles even Bytes, CE#2 odd Bytes.
ENABLE#
Enable. This output is used to activate/
select a PC Card socket. ENABLE# controls the
external address buffer logic.C card has been de-
tected (CD#1 and CD#2 = ’0’).
ENIF#
ENIF. This output is used to activate/select
a PC Card socket.
EXT_DIR
EXternal Transceiver Direction Control.
This output is high during a read and low during a
write. The default power up condition is write
(low). Used for both Low and High Bytes of the
Data Bus.
VCC_EN#, VPP1_EN0, VPP1_EN1, VPP 2_EN0,
VPP2_EN1
Power Control. Five output signals
used to control voltages (VPP1, VPP2 and VCC)
to a PC Card socket. Also seeSection 13.7.5.
GPI#
General Purpose Input. This signal is hard-
wired to 1.
3.3.8 IDE INTERFACE
DA[2:0] Address. These signals are connected to
DA[2:0] of IDE devices directly or through a buffer.
If the toggling of signals are to be masked during
ISA bus cycles, they can be externally ORed with
ISAOE# before being connected to the IDE devic-
es.
DD[15:0]
Databus. When the IDE bus is active,
they serve as IDE signals DD[11:0]. IDE devices
are connected to SA[19:8] directly and ISA bus is
connected to these pins through two LS245 trans-
ceivers.
相關(guān)PDF資料
PDF描述
STPCI2HDYI MULTIFUNCTION PERIPHERAL, PBGA516
STPCI2HEYI MULTIFUNCTION PERIPHERAL, PBGA516
STPCI2HDYC MULTIFUNCTION PERIPHERAL, PBGA516
STPIC6C595M 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
STR710RZT6 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCI2GDY 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core PC Compatible System-on-Chip for Terminals
STPCI2GDYI 功能描述:微處理器 - MPU 120MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCI2GDYIE 制造商:STMicroelectronics 功能描述:
STPCI2HDYC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PERIPHERAL (MULTIFUNCTION) CONTROLLER
STPCI2HEYC 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*