- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98071 > S82451KX (INTEL CORP) SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | S82451KX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| 封裝： | QFP-144 |
| 文件頁(yè)數(shù)： | 46/180頁(yè) |
| 文件大?。?/td> | 1094K |
| 代理商： | S82451KX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
6
PRELIMINARY
PCIset Overview
A
2.0
INTEL 450GX PCISET
3.0
HOST BUS EFFICIENCY
The Pentium Pro processor bus achieves high bus efficiency by providing support for multiple, pipelined trans-
actions. A single Pentium Pro processor may have up to four transactions outstanding at the same time, and
can be configured to support up to eight transactions active on the Pentium Pro processor bus at any one time.
The PB and MC support a choice of one or eight active transactions on the Pentium Pro processor system bus
at one time (In-Order Queue depth).
The number of transactions that can target a particular bus client is configured separately from the total number
of transactions allowed on the bus. Each PB can accept up to four transactions into its Outbound Request
Queue that target its associated PCI bus. The PB also contains a four deep Inbound Queue that holds PCI
initiated requests directed to the Pentium Pro processor bus. Each MC can accept up to four transactions that
target its associated memory space.
The Intel 450GX PCIset includes the features discussed for the Intel 450KX PCIset and provides the additional
capabilities described in this section. This PCIset consists of the 82454GX PCI Bridge (PB) and the Memory
Controller (MC). The MC for the 450GX consists of the 82453GX DRAM Controller (DC), the 82452GX Data
Path (DP), and four 82451GX Memory Interface Controllers (MIC). The 450GX permits two PBs and two MCs in
a system. In addition to parity support on the host bus described for the 450KX, the 450GX generates and
checks ECC over the host data lines. This feature can be enabled/disabled during configuration.
One aspect of the 450GX is that it can be used as a drop-in replacement for an 450KX design. Additional pins
are added in such a way that proper wiring of 450KX test pins (GTLHI, TESTLO, and TESTHI) will allow an
450GX to operate in the same system while functioning exactly as an 450KX.
GX PCI Bridge (PB)
Two 82454GX PBs can be used in a system. Dual PBs provide a modular approach to I/O performance
improvements. Compatibility versus speed are addressed with an optional compatibility operating mode to
guarantee standard bus compatible operation when needed, and allow bus concurrency when possible.
In a dual PB system, one PB is configured by strapping options at power-up to be the
Compatibility PB. This PB
provides the PC compatible path to Boot ROM and the ISA/EISA bus. The second PB is configured by the
strapping options to be the
Auxiliary PB. The Compatibility PB is the highest priority bridge to ensure a proper
response time for ISA bus masters. When two PBs are on the host bus, the Compatibility PB handles arbitration
with an internal arbiter.
GX Memory Controller (MC)
The memory configuration can be either 4-way interleaved, 2-way interleaved, or non-interleaved. Both single-
sided and double-sided SIMMs are supported. DRAM technologies up to 64Mbit at speeds of 50ns, 60ns, and
70ns can be used. Asymmetric DRAM is supported up to two bits of asymmetry (e.g., 12 row address lines and
10 column address lines). The maximum memory size is 4 Gbytes for the 4-way interleaved configuration, 2
Gbytes for the 2-way interleaved configuration, and 1 Gbyte for the non-interleaved configuration using 64 Mbit
technology. The MC provides a 64-bit data path to main memory (72-bits including ECC) for each interleave
(288 bits for a 4-way interleave design).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| SB83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| S83C196MH | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| S83C51FB-BB44 | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-5B44 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S82452KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Path Controller |
| S82453KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| S82454KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| S8248P12NF | 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* |
| S82510 DIE | 制造商:Intel 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。