參數(shù)資料
型號(hào): S82451KX
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144
封裝: QFP-144
文件頁(yè)數(shù): 145/180頁(yè)
文件大小: 1094K
代理商: S82451KX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)當(dāng)前第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
PRELIMINARY
59
A
82454KX/GX (PB)
3.1.2
I/O ADDRESS MAP
The Pentium Pro processor I/O address space is 64 Kbytes. For the 82454KX, the PB maps all host bus I/O
accesses to the PCI bus, except for the CONFADD, CONFDATA, and TRC Register locations.
The PB registers that control the I/O space accesses are:
CONFADD, CONFDATA, and TRC Registers. These three PB registers are located in the processors
I/O address space. See the Register Description section for details.
PCI Decode Mode (PDM) Register. The PB optionally supports ISA expansion aliasing. When ISA
expansion aliasing is enabled (via the PDM Register), the ranges designated as I/O Expansion are
internally aliased to the 100–3FFh range before the I/O Space Range registers are checked.
CPU Transactions to I/O Space. For the 82454KX, the PB claims all host bus I/O accesses and forwards the
accesses to the PCI bus, except for the CONFADD, CONFDATA, and TRC Register locations. Accesses to
CONFADD (OCF8) must be Dword aligned. I/O Transactions targeting 0CF8h are treated as normal I/O trans-
actions when they are not Dword aligned. Accesses to CONFDATA (0CFCh) are treated as normal I/O transac-
tions when the Configuration Space Enable bit of the CONFADD Register is not set.
ISA Expansion Board Aliasing. In PCs the I/O address range 100–3FFh is reserved for ISA Expansion
boards. Many ISA Expansion boards only decode address bits [9:0] which results in aliases of the decode
range of these boards. The PB provides a method to route the alias of an address in the 100–3FFh range
through the appropriate PB when I/O space has been split between dual PBs. See PCI Decode Mode (PDM)
Register (offset 48h).
PCI Transactions to I/O Space. For the 82454KX, I/O space accesses are never forwarded to the host bus.
For the 82454GX, the Compatibility PB maps all host bus I/O accesses to the PCI bus, except for I/O address
ranges programmed into the IOSR[2:1] Registers (and the CONFADD, CONFDATA, and TRC Register
locations). In a dual PB system, the Auxiliary PB ignores all host bus I/O accesses (except for the CONFADD
and CONFDATA Register locations), unless forwarding is programmed into the IOSR[2:1] Registers.
I/O Space Range Registers (IOSR[2:1]). Two I/O Space Range Registers (IOSR1 and IOSR2) permit
the PB to forward transactions targeting that range to the PCI bus.
If an I/O space address is in either of the I/O ranges, and that range is enabled, the PB claims the transaction
and forward it to the PCI bus. For the 82454GX in a dual PB system, the Compatibility PB is the default I/O
response agent responsible for claiming all I/O transactions on the host system bus. Therefore, any I/O
address range that is mapped to an Auxiliary PB must be disabled by an I/O range register in the Compatibility
PB.
When using the I/O Space Range Registers, the CONFADD, CONFDATA, and TRC Registers (0CF8h, 0CF9h,
and 0CFCh) are treated differently than other I/O space addresses. I/O Transactions targeting 0CF8h are
treated as normal I/O transactions by the IOSR[2:1] Registers when they are not Dword aligned transactions.
Accesses to 0CFCh are treated as normal I/O transactions by the IOSR[2:1] Registers when the Configuration
Space Enable bit of the CONFADD Register is not set. Byte address OCF9h is recognized only by the Compat-
ibility PB, and is never affected by the IOSR[2:1] Registers.
For the Auxiliary PB in a dual PB system, all PCI I/O space accesses are forwarded to the host bus unless they
are specifically directed to PCI by one of the I/O Range registers. For the Compatibility PB, I/O space accesses
are never forwarded to the host bus, unless specifically directed to the host bus by one of the I/O Range
registers. The PB never forwards PCI I/O accesses greater than 64 Kbytes to the host bus.
相關(guān)PDF資料
PDF描述
S83296SA 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100
SB83296SA 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100
S83C196MH 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
S83C51FB-BB44 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44
S83C51FC-5B44 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S82452KX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Path Controller
S82453KX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
S82454KX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller
S8248P12NF 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
S82510 DIE 制造商:Intel 功能描述: