參數(shù)資料
型號: S5935
廠商: Applied Micro Circuits Corp.
英文描述: PCI 5V Bus Master/Target Device 32-bit
中文描述: 5V的的PCI總線主/目標設(shè)備的32位
文件頁數(shù): 142/190頁
文件大?。?/td> 748K
代理商: S5935
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁當前第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
11-134
PASS-THRU OVERVIEW
S5935
Pass-Thru Status/Control Signals
The S5935 Pass-Thru registers are accessed using
the standard Add-On register access pins. The Pass-
Thru Address Register (APTA) can, optionally, be ac-
cessed using a single, direct access input, PTADR#.
Pass-Thru cycle status indicators are provided to
control Add-On logic based on the type of Pass-Thru
access occurring (single cycle, burst, etc.). The fol-
lowing signals are provided for Pass-Thru operation:
Signal
Function
PTATN#
This output indicates a Pass-Thru
access is occurring
PTBURST#
This output indicates the Pass-Thru
access is a PCI burst access
PTNUM[1:0]
These outputs indicate which Pass-
Thru region decoded the PCI ad-
dress
PTBE[3:0]#
These outputs indicate which data
bytes are valid (PCI writes), or
requested (PCI reads)
PTWR
This output indicates if the Pass-
Thru access is a PCI read or a write
PTADR#
When asserted, this input drives the
Pass-Thru Address Register con-
tents onto the Add-On data bus
PTRDY#
When asserted, this input indicates
the current Pass-Thru transfer has
been completed by the Add-On
BPCLK
Buffered PCI bus clock output (to
synchronize Pass-Thru data register
accesses)
Pass-Thru Add-On Data Bus Sizing
Many applications require an 8-bit or 16-bit Add-On
bus interface. Pass-Thru regions can be configured
to support bus widths other than 32-bits. Each Pass-
Thru region can be defined, during initialization, as 8,
16-, or 32-bits. All of the regions do not need to be
the same. This feature allows a simple interface to 8-
and 16-bit Add-On devices.
To support alternate Add-On bus widths, the S5935
performs internal data bus steering. This allows the
Add-On interface to assemble and disassemble 32-
bit PCI data using multiple Add-On accesses to the
Pass-Thru Data Register (APTD). The Add-On byte
enable inputs (BE[3:0]#) are used to access the indi-
vidual bytes or words within APTD.
BUS INTERFACE
The Pass-Thru interface on the S5935 is a PCI tar-
get-only function. Pass-Thru operation allows PCI ini-
tiators to read or write resources on the Add-On card.
A PCI initiator may access the Add-On with single
data phase cycles or multiple data phase bursts.
The Add-On interface implements Pass-Thru status
and control signals used by logic to complete data
transfers initiated by the PCI bus. The Pass-Thru inter-
face is designed to allow Add-On logic to function with-
out knowledge of PCI bus activity. Add-On logic only
needs to react to the Pass-Thru status outputs. The
S5935 PCI interface independently interacts with the
PCI initiator to control data flow between the devices.
The following sections describe the PCI and Add-On
bus interfaces. The PCI interface description pro-
vides a basic overview of how the S5935 interacts
with the PCI bus, and may be useful in system de-
bugging. The Add-On interface description indicates
functions required by Add-On logic and details the
Pass-Thru handshaking protocol.
PCI Bus Interface
The S5935 decodes all PCI bus cycle addresses. If
the address associated with the current cycle is to
one of S5935 Pass-Thru regions, DEVSEL# is as-
serted. If the Pass-Thru logic is currently idle (not
busy finishing a previous Pass-Thru operation), the
bus cycle type is decoded and the Add-On Pass-Thru
status outputs are set to initiate a transfer on the
Add-On side. If the Pass-Thru logic is currently busy
completing a previous access, the S5935 signals a
retry to PCI initiator.
The following sections describe the behavior of the
PCI interface for Pass-Thru accesses to the S5935.
Single cycle accesses, burst accesses, and target-
initiated retries are detailed.
PCI Pass-Thru Single Cycle Accesses
Single cycle transfers are the simplest PCI bus trans-
action. Single cycle transfers have an address phase
and a single data phase. The PCI bus transaction
starts when an initiator drives address and command
information onto the PCI bus and asserts FRAME#.
The initiator always deasserts frame before the last
data phase. For single cycle transfers, FRAME# is
only asserted during the address phase (indicating
the first data phase is also the last).
When the S5935 sees FRAME# asserted, it samples
the address and command information to determine if
the bus transaction is intended for it. If the address is
within one of the defined Pass-Thru regions, the
S5935 accepts the transfer (assert DEVSEL#), and
stores the PCI address in the Pass-Thru Address
Register (APTA).
相關(guān)PDF資料
PDF描述
S5935QF PCI 5V Bus Master/Target Device 32-bit
S5990-01 POSITION SENSITIVE DETECTOR
S5629-01 POSITION SENSITIVE DETECTOR
S5629-02 POSITION SENSITIVE DETECTOR
S5991-01 POSITION SENSITIVE DETECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5935_07 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product
S59355QRC 制造商:AppliedMicro 功能描述:
S5935QF 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935QRC 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP
S5935TF 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit