- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935 (Applied Micro Circuits Corp.) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | 5V的的PCI總線主/目標(biāo)設(shè)備的32位 |
| 文件頁數(shù)： | 137/190頁 |
| 文件大?。?/td> | 748K |
| 代理商： | S5935 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁當(dāng)前第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
10-129
FIFO OVERVIEW
S5935
Some applications hold the RDFIFO# and WRFIFO#
inputs active for a synchronous interface. In 16-bit
mode, designs must avoid writing to a full FIFO. The
data for the write is lost, but the internal mechanism
to direct the 16-bit external data bus to the upper 16-
bits of the FIFO register is triggered. This creates a
situation where the FIFO is out of step. The next 16-
bit FIFO write is directed to the upper 16-bits of the
FIFO, and the FIFO advances incorrectly. The
WRFULL output should be used to gate the
WRFIFO# input to avoid this situation. A similar prob-
lem can occur if Add-On logic attempts to read an
empty FIFO in 16-bit mode. RDEMPTY should be
used to gate the RDFIFO# input to avoid problems
with the FIFO getting out of step. In 32-bit mode
(MODE = low), these situations do not occur.
If FIFO accesses are done without the direct access
signals with MODE configured for 16-bits (using
ADR, SELECT#, etc.), external hardware must toggle
ADR1 between consecutive 16-bit bus cycles. The
FIFO advance condition must be set to correspond to
the order the application accesses the upper and
lower words in the FIFO register.
CONFIGURATION
The FIFO configuration takes place during initializa-
tion and during operation. During initialization, the
bus master register access rights are defined. During
operation, FIFO advance conditions, endian conver-
sion, and bus mastering capabilities are defined. The
following section describes the bits and registers
which are involved with controlling and monitoring
FIFO operation.
FIFO Setup During Initialization
Location 45h in an external non-volatile memory may
be used to configure the S5935 FIFO during initializa-
tion. If no external non-volatile memory is used, FIFO
operation is disabled.
The value of bit 7 in location 45h determines if the
address and transfer count registers used in bus mas-
tering are accessible from the PCI bus or from the Add-
On bus. Once the configuration information is
downloaded from non-volatile memory after reset, the
bus mastering initialization method can not be changed.
Access to the bus master address and transfer count
registers cannot be alternated between the PCI bus and
the Add-On interface during operation.
Bits 6 and 5 in location 45h enable FIFO register
accesses using the RDFIFO#, WRFIFO#, RD# and
WR# inputs synchronous to BPCLK. For synchro-
nous operation, RDFIFO#, WRFIFO#, RD# and WR#
operate as enables, using BPCLK to clock data.
Location 45h Configuration Bits
Bit 7
Bus Master Register Access
0
Address and transfer count registers only
accessible from the Add-On interface
1
Address and transfer count registers only
accessible from the PCI interface (default)
Bit 6
RDFIFO#, RD# Operation
0
Enable - RDFIFO# and RD# functions.
1
Not allowed. Must be 0.
Bit 5
WRFIFO#, WR# Operation
0
Enable - WRFIFO# and WR# functions.
1
Not allowed. Must be 0.
Bit 0
Target Latency Timer Enable
0
Disable PCI Latency Timer Time Out - Will
not disconnect with retry if cannot issue
TRDY in specified time
1
Enable PCI Latency Timer Time Out - Will be
PCI 2.1 compliant
FIFO Status and Control Bits
The FIFO status can be monitored and the FIFO op-
eration controlled from the PCI Operation Registers
and/or the Add-On Operation Registers. The FIFO
register resides at offset 20h in the PCI and Add-On
Operation Registers.
The Bus Master Control/Status (MCSR) PCI Opera-
tion register allows a PCI host to monitor FIFO activ-
ity and control FIFO operation. Reset controls allow
the PCI to Add-On FIFO and Add-On to PCI FIFO
flags to be reset (individually). Status bits indicate if
the PCI to Add-On FIFO is empty, has four or more
open spaces, or is full. Status bits also indicate if the
Add-On to PCI FIFO is empty, has four or more full
locations or is full. Finally, FIFO PCI bus mastering is
monitored/controlled though this register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
| S5991-01 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935_07 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。