- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935 (Applied Micro Circuits Corp.) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | 5V的的PCI總線主/目標設(shè)備的32位 |
| 文件頁數(shù)： | 139/190頁 |
| 文件大?。?/td> | 748K |
| 代理商： | S5935 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁當前第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
10-131
FIFO OVERVIEW
S5935
If interrupts are enabled, a host interrupt service rou-
tine is also required. The service routine determines
the source of the interrupt and resets the interrupt. As
mailbox registers may also be configured to generate
interrupts, the exact source of the interrupt is indi-
cated in the PCI Interrupt Control/Status Register
(INTCSR). Typically, the interrupt service routine is
used to setup the next transfer by writing new ad-
dresses and transfer counts, but some applications
may also require other actions. If read transfer or
write transfer complete interrupts are enabled, mas-
ter and target abort interrupts are automatically en-
abled. These indicate a transfer error has occurred.
Writing a one to these bits clears the corresponding
interrupt.
INTCSR
Bit 21
Target abort caused interrupt
INTCSR
Bit 20
Master abort caused interrupt
INTCSR
Bit 19
Read transfer complete
caused interrupt
INTCSR
Bit 18
Write transfer complete
caused interrupt
Add-On Initiated FIFO Bus Mastering Setup
For Add-On initiated bus mastering, the Add-On sets
up the S5935 to perform bus master transfers. The
following tasks must be completed to setup FIFO bus
mastering:
1)
Define transfer count abilities. For Add-On initi-
ated bus mastering, transfer counts may be ei-
ther enabled or disabled. Transfer counts for
read and write operations cannot be individually
enabled.
AGCSTS
Bit 28
Enable transfer count for
read and write bus master
transfers
2)
Define interrupt capabilities. The PCI to Add-On
and/or Add-On to PCI FIFO can generate an in-
terrupt to the Add-On when the transfer count
reaches zero (if transfer counts are enabled).
AINT
Bit 15
Enable interrupt on read
transfer count equal zero
AINT
Bit 14
Enable interrupt on write
transfer count equal zero
3)
Reset FIFO flags. This may not be necessary,
but if the state of the FIFO flags is not known,
they should be initialized.
AGCSTS
Bit 25
Reset Add-On to PCI FIFO
flags
AGCSTS
Bit 26
Reset PCI to Add-On FIFO
flags
4)
Define FIFO management scheme. These bits
define what FIFO condition must exist for the PCI
bus request (REQ#) to be asserted by the
S5935. This must be programmed through the
PCI interface.
MCSR
Bit 13
PCI to Add-On FIFO
management scheme
MCSR
Bit 9
Add-On to PCI FIFO
management scheme
5)
Define PCI to Add-On and Add-On to PCI FIFO
priority. These bits determine which FIFO has pri-
ority if both meet the defined condition to request
the PCI bus. If these bits are the same, priority
alternates, with read accesses occurring first.
This must be programmed through the PCI inter-
face.
MCSR
Bit 12
Read vs. write priority
MCSR
Bit 8
Write vs. read priority
6)
Define transfer source/destination address.
These registers are written with the first address
that is to be accessed by the S5935. These ad-
dress registers are updated after each access to
indicate the next address to be accessed. Trans-
fers must start on DWORD boundaries.
MWAR
All
Bus master write address
MRAR
All
Bus master read address
7)
Define transfer byte counts. These registers are
written with the number of bytes to be trans-
ferred. The transfer count does not have to be a
multiple of four bytes. These registers are up-
dated after each transfer to reflect the number of
bytes remaining to be transferred. If transfer
counts are disabled, these registers do not need
to be programmed.
MWTC
All
Write transfer byte count
MRTC
All
Read transfer byte count
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
| S5991-01 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935_07 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
發(fā)布緊急采購，3分鐘左右您將得到回復。