- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935 (Applied Micro Circuits Corp.) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | 5V的的PCI總線主/目標(biāo)設(shè)備的32位 |
| 文件頁數(shù)： | 113/190頁 |
| 文件大?。?/td> | 748K |
| 代理商： | S5935 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁當(dāng)前第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
8-105
ADD-ON BUS INTERFACE
S5935
Accessing Non-Volatile Memory
The nv memory, if implemented, can be accessed
through the PCI interface or the Add-On interface.
Accesses from both the PCI side and the Add-On
side must be synchronous with the PCI clock
(BPCLK for the Add-On). Accesses to the nv memory
from the PCI interface are through the Bus Master
Control/Status Register (MCSR) PCI Operation Reg-
ister. Accesses to the nv memory from the Add-On
interface are through the Add-On General Control/Sta-
tus Register (AGCSTS) Add-On Operation Register.
Accesses to the MCSR register are from the PCI bus
and are, therefore, automatically synchronous to the
PCI clock. Accesses to the AGCSTS register from
the Add-On side must be synchronous with respect
to BPCLK.
Some nv memories may contain Expansion ROM
BIOS code for use by the host software. During ini-
tialization, the Expansion BIOS is located within sys-
tem memory. The starting location of the nv memory
is stored in the Expansion ROM Base Address Reg-
ister in the S5935 PCI Configuration Registers. A PCI
read from this region results in the S5935 performing
four consecutive byte access to the nv memory de-
vice. Writes to the nv memory are not allowed by
writing to this region. Writes to the nv memory must
be performed as described below.
The S5935 contains two latches within the MCSR
register to control and access the NVRAM. One is an
8 bit latch called the NVRAM Address/Data Register
which is used to hold NVRAM address and data in-
formation. The other is a 3 bit latch called the
NVRAM Access Control Register which is used to
direct the address and data information and to control
the NVRAM itself. Reading or writing to the NVRAM
is performed through bits D31:29 of this register.
These bits are enable and decode controls rather
than a command or instruction to be executed. D31
of this register is the primary enable bit which allows
all accesses to occur. When written to a ‘1’, D31
enables the decode bits D30 and D29 to direct the
data contained in the address/data latch, D23:16, to
the low address, high address or data latches. D31
should be thought of as “opening a door” where as
long as D31 = 1, then the door is open for address
or data information to be altered. The table on page
5-16 of the S5935 data book shows the D31:29 bit
combinations for reading, writing, and loading ad-
dress/data information. Additionally, D31 doubles as
an S5935 status bit. A ‘1’ indicates that the S5935 is
currently busy reading or writing to the NVRAM. A
‘0’ indicates a complete or inactive state.
For the examples below, we will assume the S5935
is I/O mapped with a base address of FC00h. These
examples will read one byte of the Vendor ID and
write one byte to the Vendor ID.
In
FC00h + 3Fh
(offset of NVRAM Access Control Register) until
D31 = 0
(not busy).
Out
FC00h + 3FH
an
80h
(CMD to load the low address byte). This sets decode bits and opens door for
low address latch.
Out
FC00h + 3Eh
(offset of Address/Data Register)
40h
(the low byte of the address desired) 40h goes
into latch but is not latched yet.
Out
FC00h + 3Fh
an
A0h
(CMD to load the high address byte). This latches the low address through
changing the decode bits and opens the door for the high address latch.
Out
FC00h + 3Eh
a
00h
(the high byte of the address desired). 00h goes into the latch but is not latched
yet.
Out
FC00h + 3Fh
an
00h
(inactive CMD). This latches the high address through the disabling D31,
‘closes the door’.
Out
FC00h + 3Eh DATA
(the data byte to be written). DATA byte goes into the latch but is not latched
yet.
Out
FC00h + 3Fh
a
C0h
(CMD to write the data byte). This latches the data byte through changing the
decode bits and begins to write NVRAM data operation.
In
FC00h + 3Fh
until
D31
= 0
(not busy).
Out
FC00h + 3Fh
an
E0h
(CMD to read the address latched).
In
FC00h + 3Fh
until
D31 = 0
(not busy).
In
FC00h + 3Eh
the
data.
This example will write 1 byte from NVRAM location 0040h and read it back:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
| S5991-01 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935_07 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。