- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98050 > P95020NQG8 (INTEGRATED DEVICE TECHNOLOGY INC) 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132 PDF資料下載
參數(shù)資料
| 型號(hào)： | P95020NQG8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132 |
| 封裝： | 10 X 10 MM, 0.85 MM HEIGHT, QFN-132 |
| 文件頁(yè)數(shù)： | 142/169頁(yè) |
| 文件大小： | 4297K |
| 代理商： | P95020NQG8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)當(dāng)前第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)
IDTP95020
Product Datasheet
September 2, 2011 Revision 1.3 Final
74
2011 Integrated Device Technology, Inc.
Clock Generator – PLL Control
The PLL in the CKGEN module is powered on/off by setting bits [2:0] in the CKGEN_PLL_CFG register as shown below.
Table 110. Clock Generator PLL Control Register 0xA034[2:0]
S2 S1 S0 PLL BEHAVIOR
0
PLL OFF
0
1
PLL power up with 26MHz TCXO_IN as reference clock
0
1
0
PLL power up with 32kHz XTAL_IN as reference clock
0
1
PLL power up with 26MHz TCXO_IN as reference clock
1
0
PLL OFF
1
0
1
PLL power up with 12MHz TCXO_IN as reference clock
1
0
PLL power up with 13MHz TCXO_IN as reference clock
1
PLL power up with 19.2MHz TCXO_IN as reference clock
The 12 MHz and 48 MHz outputs are enabled/disabled by setting bits 0xA034[7:6] in the CKGEN_PLL_CFG register. One or
both of the clock outputs will be enabled when a “1” is written into the corresponding register location for the output in question.
Clock Generator – Oscillator Circuit
The CKGEN module may use an external 32.768 kHz crystal connected to the XTALIN pin. The oscillator circuit does not
require any external resistors or capacitors to operate.
Table 111 specifies several crystal parameters for the external crystal. The typical startup time is less than one second when
using a crystal with the specified characteristics.
Table 111. Clock Generator Crystal Specifications
SYMBOL PARAMETER
MIN
TYP
MAX
UNITS
fo
Nominal Frequency
32.768
kHz
ESR
Series Resistance
80
k
Ω
CL
Load Capacitance
12
pF
Clock Generator – Power Source
The CKGEN module receives its power from an on-chip
LDO.
The CKGEN power is controlled via the
“PSTATE_ON” bit in the Power State and Switch Control
Register 0xA031[4] (see Table 225 on Page 136). Setting
that register is automatic whenever there is a pending
interrupt targeting the embedded processor.
The
“PSTATE_ON” bit can be cleared by writing a logic “1” if
there is a software command to power down the CKGEN.
Please be aware that powering down the CKGEN should
be the last operation by the software, since once CKGEN
is powered down, there will be no clock for the internal
register access bus or IC bus. The IDTP95020 has a
minor delay when the PSTATE_ON bit is cleared to allow
the access to be finished.
When CKGEN is powered, the CLK8M clock will be
available so the IC/processor will be active. The chip’s
registers can be accessed. However, the PLLs will not be
on. To turn on the PLLs, the S2:S0 registers need to be
set (see Table 112)
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P95020ZNQGI8 | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132 |
| P95020ZLLG | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| P95020ZLLGI | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| P95020ZNQGI | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132 |
| P95020ZNQG | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P95020ZDLLG | 制造商:Integrated Device Technology Inc 功能描述:124-LGA - Bulk |
| P95020ZDLLG8 | 制造商:Integrated Device Technology Inc 功能描述:124-LGA - Tape and Reel |
| P95020ZDNQG | 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Bulk |
| P95020ZDNQG8 | 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel |
| P95021NQG | 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。