參數(shù)資料
型號(hào): P95020NQG8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 電源管理
英文描述: 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
封裝: 10 X 10 MM, 0.85 MM HEIGHT, QFN-132
文件頁數(shù): 103/169頁
文件大小: 4297K
代理商: P95020NQG8
IDTP95020
Product Datasheet
September 2, 2011 Revision 1.3 Final
39
2011 Integrated Device Technology, Inc.
Audio – Control Registers
The Audio Class-D Module can be controlled and monitored by writing 8-bit control words to the various Registers as
described below. The Base addresses are defined in Table 11 – Register Address Global Mapping on Page 16.
RESERVED Registers
These registers are reserved. Do not write to them.
IC Address = Page-1: 16(0x10), C Address = 0xA110
thru Page-1: 159(0x9F), C Address = 0xA19F
IC Address = Page-1: 164(0xA4), C Address = 0xA1A4
thru Page-1: 165(0xA5), C Address = 0xA1A5
IC Address = Page-1: 205(0xCD), C Address = 0xA1CD
thru Page-1: 208(0xD0), C Address = 0xA1D0
IC Address = Page-1: 212(0xD4), C Address = 0xA1D4
thru Page-1: 255(0xEF), C Address = 0xA1EF
Audio Control Register
AUDIO_CTRL: IC Address = Page-0: 56(0x38), C Address = 0xA038
Table 43. Audio Control Register
BIT
BIT NAME
DEFAULT
SETTING
USER
TYPE
VALUE
DESCRIPTION / COMMENTS
0
AUDIO_RST
0b
RW1A
Write “1” to reset audio subsystem. Internal logic will
reset this bit to “0” after 250 ns.
1
AUDIO_EN
0b
RW
0b = Disable
1b = Enable
Disabled state will put audio subsystem in low power
state (analog in standby and PLL shut-off).
2
AUDIO_DIG_DIS
0b
RW
0b = Enable
1b = Disable
Enable/disable digital audio to conserve power
3
CLASSD_DIG_DIS 0b
RW
0b = Enable
1b = Disable
Enable/disable digital Class-D to conserve power
[7:4]
RESERVED
0h
RW
RESERVED
DAC0 Volume Control Registers (DAC0x_VOL)
These registers manage the output signal volume for DAC0, Left and Right respectively.
-
The MSB, bit 7, of each register is the mute bit. When this bit is set, the output is silent.
-
There are 128 gain selections from 0 dB to -95.25 dB. The step size is 0.75 dB.
DAC0L_VOL: IC Address = Page-1: 160(0xA0), C Address = 0xA1A0
Table 44. DAC0 Volume Control Register (Left)
BIT
BIT NAME DEFAULT SETTING USER TYPE VALUE
DESCRIPTION / COMMENTS
[6:0] LEVEL_L
0000000b
RW
00h = 0 dB attenuation
3Fh = 95.25 dB attenuation
Left Volume Control
7
MUTE_L
1b
RW
0 = Not Muted
1 = Muted
Left Mute
相關(guān)PDF資料
PDF描述
P95020ZNQGI8 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
P95020ZLLG 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
P95020ZLLGI 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
P95020ZNQGI 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
P95020ZNQG 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P95020ZDLLG 制造商:Integrated Device Technology Inc 功能描述:124-LGA - Bulk
P95020ZDLLG8 制造商:Integrated Device Technology Inc 功能描述:124-LGA - Tape and Reel
P95020ZDNQG 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Bulk
P95020ZDNQG8 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel
P95021NQG 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel