
IBM3206K0424
Preliminary
IBM Processor for Network Resources
pnr25.chapt06.01
August 14, 2000
Overhead Frame Processor Architecture: Receive Direction
Page 601 of 676
ND_EVCNT
New data event counter, no threshold
1
X
’
2C/2D
’
1
N 8
’
00000000
’
RESET
Default RESET register
X
’
30
’
R 2
’
01
’
STAT1
Status register #1 (Mode)
X
’
33
’
S 3
STAT2
Status register #2 (AU pointer)
X
’
34
’
S 6
STAT3
Status register #3 (SOH)
X
’
35
’
S 6
STAT4
Status register #4 (POH)
X
’
36
’
S 4
MainIRQ
MAIN INTerrupt register
X
’
38
’
I 7
M_MainIRQ
INTerrupt MASK register for MainIRQ
X
’
39
’
X 7
’
0000000
’
CntrIRQ1
COUNTER INTerrupt register
X
’
3A
’
I 8
M_CntrIRQ1
INTerrupt MASK register for CntrIRQ1
X
’
3B
’
X 8
’
00000000
’
CntrIRQ2
COUNTER INTerrupt register
X
’
3C
’
I 8
M_CntrIRQ2
INTerrupt MASK register for CntrIRQ2
X
’
3D
’
X 8
’
00000000
’
CntrIRQ3
COUNTER INTerrupt register
X
’
3E
’
I 5
M_CntrIRQ3
INTerrupt MASK register for CntrIRQ3
X
’
3F
’
X 5
’
00000
’
IRQ6
USER INTerrupt register
X
’
40
’
I 4
M_IRQ6
INTerrupt MASK register for IRQ6
X
’
41
’
X 4
’
0000
’
IRQ7
USER INTerrupt register
X
’
42
’
I 8
M_IRQ7
INTerrupt MASK register for IRQ7
X
’
43
’
X 8
’
00000000
’
IRQ8
USER INTerrupt register
X
’
44
’
I 8
M_IRQ8
INTerrupt MASK register for IRQ8
X
’
45
’
X 8
’
00000000
’
CONF1
Configuration register #1 (general)
X
’
48
’
C 8
’
00111111
’
CONF2
Configuration register #2 (SOH processing)
X
’
49
’
C 6
’
0000
’
CONF3
Configuration register #3 (POH processing)
X
’
4A
’
C 4
’
0000
’
CONF4
Configuration register #4 (APS processing)
X
’
4B
’
C 8
’
00000000
’
CONF7
Configuration register #7 (miscellaneous)
X
’
4E
’
C 8
’
00100000
’
CONF8
Configuration register #8 (FSCR)
X
’
4F
’
C 8
’
11111110
’
CONF9
Configuration register #9 (SL)
X
’
50
’
C 8
’
00010011
’
SOH-A11
First A1
X
’
100
’
8
SOH-A12
Second1 A1
X
’
101
’
8
SOH-A13
Third A1
X
’
102
’
8
SOH-A21
First A2
X
’
103
’
8
SOH-A22
Second A2
X
’
104
’
8
SOH-A23
Third A2
X
’
105
’
8
SOH-J0
J0
X
’
106
’
8
Reserved for national use and not included in frame scrambling
(C1)
X
’
107-8
’
8
OFP_Rx GPP Handler Address Mapping
Base Address = x
’
800
’
(Page 2 of 4)
Register Name
Description
Address Offset
Type Width
Initial Value
1. Independent of the counter width, given that a counter has chiplet address N as a base. Reading address N or address N-1 both
yield the least significant byte of the counter. Reading address N has no affect on the counter, but reading address N-1 resets the
counter after read operation.
2. Address range 100-17F located in 128x8. GRA Address range 180-1BF located in 64x8 GRA.
3. The 64-byte J1 path trace processing uses the 16 byte addresses of 16 byte J1 path trace to map a full 64 byte space.