
IBM3206K0424
Preliminary
IBM Processor for Network Resources
nrm.toc.01
August 14, 2000
Page 13
PCORE Transaction Dead Man Timer Value Registers ................................................................480
PCORE High Priority Access Timer Value Registers ....................................................................481
PCORE Transaction Dead Man Timer Register ............................................................................481
PCORE IBM3206K0424 Shadow Status Register ........................................................................481
PCORE IBM3206K0424 Packet Last Write with Error Address ....................................................482
PCORE IBM3206K0424 RXQUE Master Status Register .............................................................482
PCORE IBM3206K0424 RXQUE Enabled Status Register 1 .......................................................482
PCORE IBM3206K0424 RXQUE Enabled Status Register 2 .......................................................483
PCORE IBM3206K0424 RXQUE Upper Queues Status Register ................................................483
PCORE IBM3206K0424 RXQUE Lower Queues Status Register ................................................483
PCORE DMAQS Master Status Register ......................................................................................484
PCORE DMAQS Enabled Status Register ....................................................................................484
PCORE RXQUE Queue Length Registers ....................................................................................484
PCORE DMAQS Queue Length Registers ....................................................................................485
PCORE Interrupt Enable Register .................................................................................................485
PCORE User Interrupt Enable .......................................................................................................485
PCORE Cobra Core Interrupt Enable Register .............................................................................486
PCORE Cobra Core External Machine Check Enable Register ....................................................486
PCORE Error Lock Enable Register ..............................................................................................486
PCORE User Error Lock Enable Register .....................................................................................487
PCORE RXQUE Event Interface Enqueue Register .....................................................................487
PCORE DMAQS DMA Enqueue Register .....................................................................................487
PCORE RXQUE Event Interface Deque Register .........................................................................488
PCORE Cobra SPR Read Data Access Register .........................................................................488
PCORE Cobra SPR Write Data Access Register ..........................................................................488
PCORE Cobra SPR Access Address Register .............................................................................489
PCORE Address Translation Offset Address Facilities .................................................................490
PCORE PCI 64 Bit Address Translation Facilities .........................................................................491
PCORE PCI Master Target Tag Controls ......................................................................................492
PCORE Last Packet Address Register .........................................................................................494
PCORE Last Control Address Register .........................................................................................494
PCORE Last PCI Lower Address Register ....................................................................................494
PCORE Last Register Address Register .......................................................................................495
PCORE SRAM Base Address .......................................................................................................495
PCORE Read Data Transfer Buffers .............................................................................................496
PCORE Write Data Transfer Buffers .............................................................................................496
PCORE Polling Register ................................................................................................................497
PCORE Integer Input Rate Conversion Register ..........................................................................497
PCORE ABR Output Rate Register ...............................................................................................498
PCORE Debug States Control ......................................................................................................498
PCORE Debug States Config ........................................................................................................499
PowerPC On-Chip Memory (PPOCM) Entity ....................................................................................500
DMA Controller ..............................................................................................................................500
PPOCM Control Register ..............................................................................................................500
PPOCM Status Register ................................................................................................................501
PPOCM Interrupt Enable Register ................................................................................................502
PPOCM DMA Off-Chip Effective Address Register .......................................................................502
PPOCM DMA On-Chip Effective Address Register .......................................................................503
PPOCM DMA Length Register ......................................................................................................504
PPOCM DMA Timeout Timer Register ..........................................................................................504