
IBM3206K0424
Preliminary
IBM Processor for Network Resources
pnr25.chapt04.01
August 14, 2000
Interrupt and Status/Control (INTST)
Page 137 of 676
2.3: INTST Control Register
This register is used to control various IBM3206K0424 functions. See 
Note on Set/Clear Type Registers on 
page 93
 for more details on addressing.
Length
18 bits
Type
Clear/Set
Address
XXXX 0408 and 0C
Restrictions
None
Power on Reset value
X
’
0010200
’
D
D
D
D
D
D
D
D
P
R
D
M
M
M
Z
T
E
D
18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Bit(s)
Name
Description
18
Delayed Interrupts - Assume a 
64bit PCI target 
This bit set will help the mastering logic determine how to best move data to a 64-bit 
PCI target. This bit is set when software has system knowledge of its targets. 
17
Delayed Interrupts - Assume a 
32bit PCI target
This bit set will help the mastering logic determine how to best move data to a 32-bit 
PCI target. This bit is set when software has system knowledge of its targets.
16
Delayed Interrupts - Swap words 
control
This bit determines the word order of the status word dma transfer for delayed ints. 
The default value of 
’
1
’
 is to swap the words. A value of 
’
0
’
 will not swap them. 
15
Delayed Interrupts - Enable inter-
rupt 1
When set, the delayed int mechanism for int 1 is enabled. 
14
Delayed Interrupts - Enable inter-
rupt 2
When set, the delayed int mechanism for int 2 is enabled. 
13
Delayed Interrupts - Endian Bit 
This bit determines the endian of the status word DMA transfer for delayed ints. When 
this bit is set, the endian is little. The default of 
‘
0
’
 is big endian. 
12
Delayed Interrupts - Route inter-
rupt 2 to interrupt 1
When set, the int 2 signal is routed and raised as int 1. This bit allows both sets of int 
masks in intst to be used, while still using only a single hardware int. When set, both 
delayed int's should be enabled if they are being used. 
11
Delayed Interrupts - returned sta-
tus word type
When this bit is set, the INTST Interrupt Source word will be anded with the corre-
sponding enable register. Otherwise, the INTST Interrupt Source register alone will be 
returned.