
IBM3206K0424
Preliminary
IBM Processor for Network Resources
pnr25.chapt05.01
August 14, 2000
Nodal Processor Bus Interface (NPBUS)/CRISCO Processor for
Register Initialization from EPROM Data
Page 429 of 676
26
Status LED 3 Toggle
When this bit is set, the state of bit 18 of this register will be toggled by repeatedly set-
ting bit 18.
25
Status LED 2 Toggle
When this bit is set, the state of bit 17 of this register will be toggled by repeatedly set-
ting bit 17.
24
Status LED 1 Toggle
When this bit is set, the state of bit 16 of this register will be toggled by repeatedly set-
ting bit 16.
23
Status LED 4 Flashing
When set to
’
1
’
, this bit will flash status indicator LED 4. Bit 19 of the register will over-
ride this bit.
22
Status LED 3 Flashing
When set to
’
1
’
, this bit will flash status indicator LED 3. Bit 18 of the register will over-
ride this bit.
21
Status LED 2 Flashing
When set to
’
1
’
, this bit will flash status indicator LED 2. Bit 17 of the register will over-
ride this bit.
20
Status LED 1 Flashing
When set to
’
1
’
, this bit will flash status indicator LED 1. Bit 16 of the register will over-
ride this bit.
19
Status LED 4 On
When set to
’
1
’
, this bit will turn on status indicator LED 4.
18
Status LED 3 On
When set to
’
1
’
, this bit will turn on status indicator LED 3.
17
Status LED 2 On
When set to
’
1
’
, this bit will turn on status indicator LED 2.
16
Status LED 1 On
When set to
’
1
’
, this bit will turn on status indicator LED 1.
15
+UTP/-STP Interface Select
This bit controls a chip output pin to switch high or low and can be used to select differ-
ent PHY interfaces, etc. When this bit is off, or a logical
‘
0
’
, the chip output is high, or a
logical
‘
1
’
.
14
Disable driving the NP address
over the ENSTATE(47 - 32) pins
For debug reasons, the driven of the address for EPROM and PHY fetches can be
turned off with this bit.
13
Enable Carrier Detect LED
When set to
’
1
’
, this bit allow indicator LED 1 to reflect the status of Carrier Detect. This
is a chip input.
12
Enable PHY Data Bus
Parity Detection
When set to
’
1
’
, if a parity error occurs on the PHY Data bus during a PHY register
access, bit 1 of the NPBUS Status Register will be set.
11
Enable 16 data bit mode for PHY
reg accesses
When this bit is
’
1
’
, the upper eight bits of a 16-bit PHY data (bits 15-8) bus will be
transferred over 47- 40 bits of the ENSTATE chip I/O bus.
10
Access Internal SONET Framer
register space in memory mapped
mode
When this bit is
’
0
’
, the external PHY register space can be accessed through PHY 1
Registers or PHY 2 Registers.
Also, the SONET Framer register space can be
accessed through the EPROM access registers, NPBUS EPROM Address/Command
Register and NPBUS EPROM Data Register. By providing the byte framer address
(see
Sonet Framer Core (FRAMR Chiplet Address Mapping)
on page 525) in the
NPBUS EPROM Address/Command Register, the byte data can be read or written
from the NPBUS EPROM Data Register. When this bit is set to
’
1
’
, the internal SONET
framer registers can be accessed (see
Sonet Framer Core (FRAMR Chiplet Address
Mapping)
on page 525). The full offset range for this access is X'2100' to X'2FFF'.
9
PHY Bus Interface Type
When this bit is
’
0
’
, PHY access speed is 200 ns (SUNI-like interface). When a
’
1
’
,
access requires an acknowledge input response. This is to support a UTOPIA-like
micro-processor interface.
8
Enable Hardware Error to
Disable PHY
Allows bit 4 (Master enable) of the INTST Control Register to reset bit 4 of this register
(Disables Front End logic). This function assumes that bit 4 of the INTST Control Reg-
ister has already been enabled and that either a hardware or software event has
turned the bit off.
7
Reboot serial/parallel EPROM
This bit will restart the external serial or parallel EPROM initialization code.
6
Remove Internal SONET Framer
from reset state
This bit powers up to a zero and keeps the internal SONET Framer in reset mode. Set-
ting this bit to a 1 will enable normal operation.
Bit(s)
Name
Description