
IBM3206K0424
Preliminary
IBM Processor for Network Resources
pnr25.chapt06.01
August 14, 2000
Overhead Frame Processor Architecture: Transmit Direction
Page 579 of 676
Overhead Frame Processor Architecture: Transmit Direction
OFP_Tx GPP Handler Address Mapping  
Base Address = x
’
400
’
 (Page 1 of 3)
Register Name
Description
Address Offset
Type Width
Initial Value
CntEn1
COUNT ENABLE register
X
’
2
’
X 4
’
0000
’
PTRINC
Pointer increment event counter
1
X
’
4/5
’
1
N 8
’
00000000
’
No threshold
N 8
PTRDEC
Pointer decrement event counter
1
X
’
6/7
’
1
N 8
’
00000000
’
No threshold
N 8
ND_EVCNT
New data event counter, no threshold
1
X
’
8/9
’
1
N 8
’
00000000
’
JUSCNT
Justification error counter
1
X
’
A/B
’
1
N 8
’
00000000
’
With no threshold
N 8
JUSCNTTh11
Threshold register for counter JUSCNT
X
’
C
’
X 8
’
10000000
’
RESET
Default RESET register
X
’
30
’
R 2
’
01
’
CMD1
Njus, Pjus, NDF
X
’
31
’
O 3
’
000
’
STAT1
Init, hug, mode(7-5)
X
’
33
’
S 6
STAT2
Njus, Pjus, NDF
X
’
34
’
S 3
MainIRQ
MAIN INTerrupt register
X
’
38
’
I 3
M_MainIRQ
INTerrupt MASK register (for MainIRQ)
X
’
39
’
X 3
’
000
’
CntrIRQ1
COUNTER INTerrupt register
X
’
3A
’
I 5
M_CntrIRQ1
INTerrupt MASK register (for CntrIRQ1)
X
’
3B
’
X 5
’
00000
’
IRQ3
USER INTerrupt register
X
’
3C
’
I 6
M_IRQ3
INTerrupt MASK register (for IRQ3)
X
’
3D
’
X 6
’
000000
’
CONF1
Configuration register #1 (general A)
X
’
48
’
C 8
’
00000011
’
CONF2
Configuration register #2 (general B)
X
’
49
’
C 3
’
000
’
CONF3
Configuration register #3
X
’
4A
’
C 8
’
11111110
’
(fscr reload pattern)
N 8
CONF4
Configuration register #4 (errmask)
X
’
4B
’
C 8
’
00000000
’
CONF5
Configuration register #5 (erraddress)
X
’
4C
’
C 8
’
00000000
’
CONF6
Configuration register #6 (fscr control)
X
’
4D
’
C 8
’
00000001
’
CONF7
Configuration register #7 (DCC control)
X
’
4E
’
C 4
’
0000
’
CONF8
Configuration register #8 (ThrLoW)
X
’
4F
’
C 6
’
000011
’
CONF9
 Configuration register #9 (ThrNoW)
X
’
50
’
C 6
’
010001
’
CONF10
Configuration register #10 (ThrHiW)
X
’
51
’
C 6
’
100000
’
SOH-A11
First A1
X
’
100
’
8
SOH-A12
Second1 A1
X
’
101
’
8
SOH-A13
Third A1
X
’
102
’
8
SOH-A21
First A2
X
’
103
’
8
SOH-A22
Second A2
X
’
104
’
8
1. Independent of the counter width, given that a counter has chiplet address N as a base. Reading address N or address N-1 both 
yield the least significant byte of the counter. Reading address N has no affect on the counter, but reading address N-1 resets the 
counter after read operation
2. Address range 100-17F located in 128x8 GRA. Address range 180-1BF located in 64x8 GRA.
3. The 64-byte J1 path trace processing uses the 16-byte addresses of 16 byte J1 path trace to map a full 64 byte space