
IBM3206K0424
Preliminary
IBM Processor for Network Resources
pnr25.chapt05.01
August 14, 2000
Processor Core (PCORE)
Page 467 of 676
17.7: PCORE Status Register
The PCORE Status Register provides status information about PCORE operations. See 
Note on Set/Clear 
Type Registers on page 93
 for more details on addressing.
Length
32 bits
Type
Clear/Set
Address
XXXX 4008 and 00C
Power on Reset value
X
’
00 00 80 00
’
Restrictions
During normal operations, if a status bit is cleared, it will be reset if the condition 
that is causing it is still present.
Reserved
D
I
D
I
P
O
D
S
S
P
E
R
P
P
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Bit(s)
Name
Description
31-14
Reserved
Reserved
13
Data Side Machine Check 
Condition Detected
A Data Side Machine Check Condition was detected but not necessarily sent to the 
Cobra Core.
12
Instruction Side Machine Check 
Condition Detected
An Instruction Side Machine Check Condition was detected but not necessarily sent to 
the Cobra Core.
11
Data Side Machine Check Issued
A machine check has been issued to the Cobra Core due to a Data Side PCORE error.
10
Instruction Side Machine 
Check Issued
A machine check has been issued to the Cobra Core due to an Instruction Side 
PCORE error.
9
Packet Memory Virtual 
Write Failure
When this is set, a virtual write has failed to virtual memory. Either a NAK was returned 
during the write or while holding for error checking after the write. In either case, it indi-
cates the required storage to complete the operation was not available.
8
OCM Interrupt Proxy
When set, OCM is indicating an interrupt condition.
7
DCR Bus Primitive Hang 
Condition
One of the DCR primitive accesses has timed out.
6
Serial Port Xmit Interrupt
When the serial port surfaces a Xmit Interrupt it will be reflected here.
5
Serial Port Receive Interrupt
When the serial port surfaces a Receive Interrupt, it will be reflected here.