- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 84/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Data Communication Modes Functional Description
AMD
4–32
nects TxD from RxD. To ensure proper loop operation after the SCC goes off the loop,
and until the external relays take the SCC completely out of the loop, the SCC should be
programmed for mark idle instead of Flag idle. When the SCC goes off the loop, the On–
Loop bit is reset.
4.9.2.1
To go off the loop in an orderly manner requires actions similar to those taken to go on
the loop. First, the Go Active On Poll bit must be set to ‘0’ and any transmission in pro-
gress completed, if the SCC is currently sending on the loop. This will be indicated by the
Loop Sending bit in RR10 being set to ‘0’. Once the SCC is not sending on the loop, exit
from the loop is accomplished by setting the Loop Mode bit in WR10 to ‘0’, and at the
same time writing the Abort/Flag on Underrun and Mark/Flag idle bits with the desired
values. The SCC will revert to normal SDLC operation as soon as an EOP is received, or
immediately, if the receiver is already in Hunt mode because of the receipt of an EOP.
Note that the Break/Abort and Hunt bits in RR0 will be set to ‘1’ and the On Loop bit in
RR10 will be set to ‘0’ when EOP is detected.
Off Loop Programming Sequence
If SDLC loop mode is enabled by the Go Active on Poll bit (D4) in WR10 and the station
receives an EOP, the receiver will enter Hunt Mode. When the receiver is in Hunt Mode it
is not possible to take the station off the loop unless data has been transmitted; i.e., a flag
has been detected.
4.9.3
The initialization sequence for the SCC in SDLC Loop mode is similar to the sequence
used in SDLC mode, except that it is somewhat longer. The processor should program
WR4 first, to select SDLC mode, and the WR10 to select the CRC preset value, and pro-
gram the Mark/Flag Idle bit. The Loop Mode and Go Active On Poll bits in WR10 should
not be set to ‘1’ yet. The flag is written in WR7 and the various options are selected in
WR3 and WR5. At this point the other registers should be initialized as necessary, then
the Loop Mode bit (D1) in WR10 should be set to ‘1’. When all of this is complete, the
transmitter may be enabled by setting bit D3 of WR5 to ‘1’. Now that the transmitter is
enabled, the CRC generator may be initialized by issuing the Reset Tx CRC Generator
command in WR0. The receiver is enabled by setting the Go Active on Poll bit (D4) in
WR10 to ‘1’.
S DLC Loop Initialization
4.9.4
The SCC allows the user the option of using NRZI in SDLC Loop mode by programming
WR10 appropriately. With NRZI encoding, the outputs of secondary stations in the loop
may be inverted from their inputs because of messages that they have transmitted. Re-
moving the stations from the loop (removing the one-bit time delay) may cause problems
further down the loop because of extraneous transitions on the line. The SCC avoids this
problem by making transparent adjustments at the end of each frame it sends in re-
sponse to an EOP.
S DLC Loop NRZI Enc oding Enabled
A response frame from the SCC is terminated by a flag and an EOP. Normally, the flag
and the EOP share a zero, but if such sharing would cause the RxD and TxD pins to be
of opposite polarity after the EOP, the SCC adds another zero between the flag and the
EOP. This causes an extra line transition so that RxD and TxD are identical after the EOP
is sent. This extra zero is completely transparent because it means only that the flag and
the EOP no longer share a zero. All that a proper loop exit needs, therefore, is the re-
moval of the one-bit time delay.
4.10
4.10.1
Receiver operation in Synchronous modes begin in a Hunt mode where the communica-
tions line is monitored for a synchronizing pattern on a bit-by-bit basis. The receiver may
be placed in Hunt mode by having the processor issue the Enter Hunt Mode command
S Y NCHRONOUS MODE OPERAT ION
Rec eiver Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。