- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 102/194頁 |
| 文件大小： | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Support Circuitry Programming
AMD
5–8
5.3.1
The clock source for the BRG is selected by bit D1 of WR14. When this bit is set to ‘0’,
the BRG uses the signal on the
TRxC
pin as its clock, independent of whether the
TRxC
pin is a simple input or part of the crystal oscillator circuit. When this bit is set to ‘1’, the
BRG is clocked by PCLK. Note that in order to avoid metastable problems in the counter,
this bit should be changed only while the BRG is disabled, since arbitrarily narrow pulses
can be generated at the output of the multiplexer when it changes status.
BRG Cloc k S ourc e
5.3.2
The BRG is enabled while bit D0 of WR14 is set to ‘1’ and is disabled while this bit is set
to ‘0’. To prevent metastable problems when the BRG is first enabled, the enable bit is
synchronized to the BRG clock. This introduces an additional two count delay when the
BRG is first enabled as shown in Figure 5–3.
BRG Enabling/Disabling
The BRG is disabled immediately when bit D0 of WR14 is set to ‘0’ and no delay is gener-
ated. The BRG may be enabled and disabled on the fly, but this delay on startup must be
taken into consideration.
Note that on the NMOS Z8530 (non-Hstep), it has been verified that if the BRG is dis-
abled and then re-enabled, the BRG down counter may become underflowed. When this
happens there will be a delay of (FFFF)
(BRG clk period) = 65535
(BRG clk period)
before the down counter is loaded with the new time constant. This will delay any activity
which is controlled by the BRG.
It is important to clarify that if the underflow condition occurs, the resultant delay will occur
once. All subsequent BRG controlled delays will be per the programmed BRG count
value. In a system this one time delay may not cause a failure since activities like data
transmission do not have to be completed within a fixed time frame. If the delay happens,
the data remains in the Transmit Buffer and will be transmitted at a later time. However,
in diagnostic routines the baud rate delay can cause failures, since all activities are ex-
pected to be completed within a fixed time frame.
Therefore, in order to guarantee correct operation, the SCC BRG should be operated ac-
cording to the following guidelines:
1) If the BRG needs to be disabled, re-enable it only after a hardware reset. This is not al-
ways possible or desirable, but will guarantee that no underflow condition will occur.
2) If the time constant has to be re-loaded, do it “on the fly” with the LSB first.
If MSB is not being used (MSB = 00H), then the maximum delay for the new baud
rate willbe:
(old LSB)
(BRG Clock cycle)
I
If both MSB and LSB are being used, then loading the new LSB first might generate
an intermediate baud rate determined by the new LSB and old MSB time
constants. After the new MSB is loaded the worst case delay for the new baud rate
will be:
Max[(old MSB,old LSB),(old MSB,new LSB)]
(BRG clock cycle)
If during the transition from the old baud rate to the new one the baud rate is not
being used, and the above delays are taken into consideration, then loading the
time constant “on the fly” will not cause any problems and will guarantee that no
underflow condition will occur.
3) If the BRG has to be disabled and re-enabled without a hardware reset, then the baud
rate may be delayed one time by 65535 * (BRG clk period).
I
相關PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。