- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 169/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁當(dāng)前第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
SCC Application Notes
AMD
7–20
7.5
7.5.1
The 68000 has an asynchronous, 16-bit, bidirectional, data bus. Data types supported by
the 68000 are: bit data, integer data of 8-, 16- or 32-bit addresses and binary coded deci-
mal data. It can transfer and accept data in either words or bytes. The
DTACK
input indi-
cates the completion of a data transfer. When the processor recognizes
DTACK
during a
read cycle, the data is latched and the bus cycle terminates. When
DTACK
is recognized
during a write cycle, the bus cycle also terminates. An active transition of
DTACK
indi-
cates the termination of data transfer on the bus. All control and data lines are sampled
during the 68000’s clock high time. The clock is internally buffered, which results in some
slight differences in the sampling and recognition of various signals. The 68000 mask sets
prior to CC1 and allows
DTACK
to be recognized as early as S2, and all devices allow
BERR
or
DTACK
to be recognized in S4, S6, etc., which terminates the cycle. If the re-
quired setup time is met during S4,
DTACK
will be recognized during S5 and S6, and
data will be captured during S6.
DTACK
signal is internally synchronized to allow for valid
operation in an asynchronous system. If an asynchronous control signal does not meet
the required setup time, it is possible that it may not be recognized during that cycle. Be-
cause of this, synchronous systems must not allow
DTACK
to precede data by more than
40 to 240 nanoseconds, depending on the speed of the particular processor. I/O is mem-
ory-mapped, i.e., there are no special I/O control signals. Any peripheral is treated as a
memory location.
INT ERFACING T O T HE 68000
68000 Overview
DMA: This Bus is requested by activating the
BR
input of the 68000. Bus Arbitration is
started by the
BG
output going active. The Bus is available when
AS
becomes inactive.
The requesting device must acknowledge bus mastership by activating the
BGACK
input
to the CPU.
The 23-bit address (A
1
…
A
23
) is on an unidirectional, three-state bus and can address 8
Mwords (16 Mbytes) of memory or I/O. It provides the address for bus operation during all
cycles, except the interrupt cycles. During interrupt cycles, address lines A1, A2 and A3
provide information about the level of interrupt being serviced. Instead of A
0
and BYTE/
WORD
, there are two separate data strobe lines for the two bytes in a word. A note of
caution here, the 68000 treats the MSB of the lower byte as an even byte, or word ad-
dress. The same goes with processors such as the Z8000. Processors such as the 8086
treat the lower byte as the odd byte.
Interrupt is requested by activating any combination of the interrupt inputs to the 68000
(IPL0
…
2), indicating the encoded priority level of the interrupt requester (inputs at or be-
low the current processor priority are ignored). The 68000 automatically saves the status
register, switches to supervisor mode, fetches a vector number from the interrupting de-
vice, and displays the interrupt level on the address bus. For interfacing with old 68000
peripherals, the 68000 issues an Enable signal at one-tenth of the processor clock fre-
quency. There are a number of AMD proprietary third generation peripherals that can be
interfaced to the 68000 CPU, to improve system performance. This chapter deals mainly
with the interfacing of the 68000 and the Am8530H.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。