- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 123/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁當(dāng)前第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–13
The transmitter uses the character stored in WR6 as a time fill. The sync character can
be either six or eight bits, depending on the state of the 6-bit/8-bit Sync bit in WR10. If the
Sync Character Load Inhibit bit is set, the receiver strips the contents of WR6 from the
data stream if received within character boundaries.
Bisync (01)
. The concatenation of WR7 with WR6 is used for receiver synchronization
and as time fill by the transmitter. The sync character can be 12 or 16 bits in the receiver,
depending on the state of the 6-bit/8-bit Sync bit in WR10. The transmitted character is
always 16 bits.
SDLC Mode (10)
. In this mode, SDLC is selected and requires a flag (01111110) to be
written to WR7. The receiver address field should be written to WR6. The SDLC CRC
polynomial must also be selected (WR5) in SDLC mode.
External Sync Mode (11)
. In this mode, the SCC expects external logic to signal charac-
ter synchronization via the SYNC pin. If the crystal oscillator option is selected (in
WR11), the internal SYNC signal is forced to ‘0’. Also in this mode, bits D7–D6 of this
register select a special version of External Sync mode. Refer to Synchronous External
SYNC Mode on page 4–41. The transmitter is in Monosync mode using the contents of
WR6 as the time fill with the sync character length specified by the 6-bit/8-bit Sync bit in
WR10.
Bits 3 and 2: Stop Bits 1 and 0
These bits determine the number of stop bits added to each asynchronous character that
is transmitted. The receiver always checks for one stop bit in Asynchronous mode. A
Special mode specifies that a Synchronous mode is to be selected. D2 is always set to
‘1’, by a channel or hardware reset to ensure that the
SYNC
pin is in a known state after a
reset.
Synchronous Modes Enable (00)
. This bit combination selects one of the synchronous
modes specified by bits D4, D5, D6, and D7 of this register and forces the 1X Clock mode
internally.
1 Stop Bit/Character (1)
. This bit selects Asynchronous mode with one stop bit per char-
acter.
1
1
/
2
Stop Bits/Character (10)
. These bits select Asynchronous mode with 1-
1
/
2
stop bits
per character. This mode cannot be used with the 1X clock mode.
2 Stop Bits/Character (11)
. These bits select Asynchronous mode with two stop bits per
transmitted character and check for one received stop bit.
Bit 1: Parity Even/
Odd
This bit determines whether parity is checked as even or odd. A ‘1’ programmed here
selects even parity, and a ‘0’ selects odd parity. This bit is ignored if the Parity Enable bit
is not set.
Bit 0: Parity Enable
When this bit is set, an additional bit position beyond those specified in the bits/character
control is added to the transmitted data and is expected in the receive data. The Re-
ceived Parity bit is transferred to the CPU as part of the data unless eight bits per charac-
ter is selected in the receiver.
6.2.6
WR5 contains control bits that affect the operation of the transmitter. D2 affects both the
transmitter and the receiver. Bit positions for WR5 are shown in Figure 6–6. This register
is readable by executing a read to RR5 when D0 of WR15 and D6 of WR7’ are set to ‘1’.
Write Register 5 (T ransmit Parameter and Controls)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。