- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 70/194頁 |
| 文件大小： | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Data Communication Modes Functional Description
AMD
4–18
F
A
D
D
D
D
C
C
F
0
1
2
3
4
5
6
7
F
A
D
D
D
D
C
C
F
0
1
2
3
4
5
6
7
0
Internal Byte Strobe
Increments Counter
Internal Byte Strobe
Increments Counter
Don't Load
Counter On
1st Flag
Reset Byte
Counter Here
Reset
Byte Counter
Load Counter
Into FIFO and
Increment PTR
Reset
Byte Counter
Reset
Byte Counter
Load Counter
Into FIFO and
Increment PTR
10216A-012A
Figure 4–14. Frame Status FIFO Control Timing
4.7.1.3.5
In an effort to make the 10x19 Frame Status FIFO (FSF) useful for high-speed reception
of packets, the lock on the 3-byte receive FIFO that occurs after special conditions in two
of the receive interrupt modes was removed. The benefit of this operation is that the user
can receive multiple frames of SDLC data before having to service the interrupt. Competi-
tion 85C30 freezes the Rx FIFO after every frame, so the user could lose frames of data
between the end of the first frames and Reset Error command. In this case the user must
service interrupts for every frame of data on the competition 85C30, defeating the pur-
pose of the FIFO. AMD allows the user to receive up to 10 frames of data before having
to service the interrupt, thus obtaining the maximum (desired) utilization of the FSF.
Am85C30 Frame Status FIFO Operation Clarification
A clarification of the enhanced operation is given below. the removal of the lock on the
Receive Data 3-byte FIFO affects the device when it is programmed in the “Interrupt on
First Receive Character of Special Condition” or “Interrupt on Special Condition Only”
modes.
1. When the 10x19 Frame Status FIFO (FSF) is notenabled, the 3-byte Receive FIFO
(Rx FIFO) locks when a special condition is received until the Reset Error command is
issued. DMA is disabled when the Rx FIFO locks until the Reset Error command is
issued (same as old operation).
2. When the FSF is enabled:
a. The 3-byte Receive FIFO neverlocks.
b. DMA is disabled only on overrun (i.e. overruns do not lock the Rx FIFO, but do
disable DMA).
To reenable DMA after an overrun, the following sequence must be used:
i.
Read and discard ALL entries in the Receive Data 3-byte FIFO.
ii. Issue the Error Reset command.
iii. Note that if an additional byte of data is received between the time that the
Receive Data FIFO is emptied and the ERROR RESET command is issued.
DMA will NOT unlock. This signals the user that corrupt data remains in the
Receive Data FIFO. The user must read and discard all entries in the Receive
Data 3-byte before DMA will reenable. Note that an additional ERROR RESET
is not required.
c. Interrupts are generated and remain active until the RESET ERROR command
is issued.
d. Interrupt vectors (in Read Register 2B) are modified as follows. There are two
bit patterns for Receiver Interrupts, x11-Special Receive condition, and x10
Receive Character Available. Refer to Figure 3–2 (page 3–6) and Table 6–4
(page 6–19) of this manual.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。