- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁(yè)數(shù)： | 44/194頁(yè) |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)
I/O Programming Functional Description
AMD
3–13
3.8
The External/Status Interrupts are globally enabled via WR1 and may be individually en-
abled via WR15 as shown below. The External/Status interrupt sources are: 1) Zero
Count, 2) DCD, 3) SYNC/HUNT, 4) CTS, 5) Tx Underrun/EOM, and 6) BREAK/ABORT.
EX T ERNAL/S T AT US INT ERRUPT S
D7
BREAK/
ABORT
IE
D6
Tx
Undr/
EOM IE
D5
CTS
IE
D4
SYNC/
HUNT
IE
D3
DCD
IE
D2
D1
Zero
Count
IE
D0
D7
D6
D5
D4
D3
D2
D1
D0
Ext/
Status
MIE
WR15 and WR1—Register Layout
The individual External/Status Interrupt enable bits in WR15 control whether or not
latches will be present in the path from the source of interrupt to the status bit in RR0. If
an individual enable bit in WR15 is set to ‘0’, the latches are not present in the signal path
and the value read in RR0 reflects the current status. An interrupt source whose individ-
ual enable bit in WR15 is set to ‘0’ is not a source of External/Status interrupts even
though the External/Status Master Interrupt Enable bit is set to ‘1’ in WR1 (D0). When an
individual enable bit in WR15 is set to ‘1’, the latch is present in the signal path.
The latches for the sources of External/Status interrupts are not independent. Rather,
they all close at the same time as a result of a state change by one of the sources of in-
terrupt. Thus, a read of RR0 returns the current status for any bits whose individual en-
able bit in WR15 is set to ‘0’, and either the current state or the latched state of the re-
mainder of the bits. To guarantee the current status, the processor should issue a Reset
External/Status Interrupts Command in WR0 to open the latches.
The External/Status IP in RR3 is set by the closing of the latches and remains set for as
long as they are closed. If the master External/Status Interrupt enable bit is not set, the IP
will never be set, even though the latches may be present in the signal paths and working
as described. Because the latches close on the current status but give no indication of
change, the processor must maintain a copy of RR0 in memory. When the SCC gener-
ates an External/Status interrupt, the processor should read RR0 and determine which
condition changed state and take the appropriate action. The copy of RR0 in memory
must then be updated and the Reset External/Status Interrupt Command issued.
Care must be taken in writing the interrupt service routine for the External/Status inter-
rupts because it is possible for more than one status condition to change state at the
same time. All of the latched bits in RR0 should be compared to the copy of RR0 in mem-
ory. If none have changed and the ZC interrupt is enabled, the Zero Count condition
caused the interrupt.
3.8.1
The SYNC/HUNT status bit reports the Hunt state of the receiver in SDLC and Synchro-
nous modes. This bit is set to ‘1’ when the processor issues the Enter Hunt Command,
and is reset to ‘0’ when character synchronization is established by the receiver. If the
SYNC/HUNT IE bit in WR15 is set to ‘1’, the External/Status latches close, and an Exter-
nal/Status interrupt will be generated on both the Low-to-High and High-to-Low transitions
of the SYNC/HUNT status bit.
S ync /Hunt
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。