- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 17/194頁 |
| 文件大小： | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
General Information
AMD
1–9
1.5.2
CTSA
,
CTSB
— Clear to Send (inputs, active Low)
If the Auto Enable bit in WR3 (D5) is set, a Low on these inputs enables the respective
transmitter; otherwise they may be used as general-purpose inputs. Both inputs are
Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects transi-
tions on these inputs and, depending on whether or not other External/Status Interrupts
are pending, can interrupt the processor on either logic level transitions.
S erial Channel Pin Desc riptions
DCDA
,
DCDB
— Data Carrier Detect (inputs, active Low)
These pins function as receiver enables if the Auto Enable bit in WR3 (D5) is set; other-
wise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buff-
ered to accommodate slow rise-time signals. The SCC detects transitions on these inputs
and, depending on whether or not other External/Status Interrupts are pending, can inter-
rupt the processor on either logic level transitions.
DTR
/
REQA
,
DTR
/
REQB
— Data Terminal Ready/Request (outputs, active Low)
These pins function as DMA requests for the transmitter if bit D2 of WR14 is set; other-
wise they may be used as general-purpose outputs following the state programmed into
the DTR bit.
PCLK — Clock (input)
This is the master clock used to synchronize internal signals. PCLK is not required to
have any phase relationship with the master system clock.
RTSA
,
RTSB
— Request to Send (outputs, active Low)
When the Request to Send (RTS) bit in WR5 is set, the
RTS
pin goes Low. When the
RTS bit is reset in the Asynchronous mode and the Auto Enable bit in WR3 (D5) is set,
the signal goes High after the transmitter is empty. In Synchronous mode or Asynchro-
nous mode with the Auto Enable bit reset, the
RTS
pins strictly follow the state of the RTS
bits. Both pins can be used as general-purpose outputs. Request to send outputs are not
affected by the state of the Auto Enable (D5) bit in WR3 in synchronous mode.
RTxCA
,
RTxCB
— Receive/Transmit Clocks (inputs, active Low)
The functions of these pins are under program control. In each channel,
RTxC
may sup-
ply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock
for the digital phase-locked loop. These pins can also be programmed for use with the
respective
SYNC
pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64
times the data rate in Asynchronous mode.
If a clock is supplied on these pins in NRZI or NRZ mode serial data on the RxD pin will
be sampled on the rising edge of these pins. In FM mode, RxD is sampled on both clock
edges.
RxDA
,
RxDB
— Receive Data (inputs, active High)
Serial data is received through these pins.
SYNCA
,
SYNCB
— Synchronization (inputs/outputs, active Low)
These pins can act as either inputs, outputs, or as part of the crystal oscillator circuit. In
the Asynchronous mode (crystal oscillator option not selected), these pins are inputs simi-
lar to
CTS
and
DCD
. In this mode, transitions on these lines affect the state of the SYNC/
HUNT status bit in Read Register 0, but have no other function.
In External Synchronization mode, with the crystal oscillator not selected, these lines also
act as inputs. In this mode, SYNC must be driven Low two receive clock cycles after the
last bit of the sync character is received. Character assembly begins on the rising edge of
the receive clock immediately following the activation of SYNC.
In the Internal Synchronization mode (Monosync and Bisync), with the crystal oscillator
not selected, these pins act as outputs and are active only during the part of the receive
clock cycle in which sync characters are recognized. The sync condition is not latched, so
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。