- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 117/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁當前第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–7
buffer or until CRC has been completely sent. This command is necessary to prevent the
transmitter from requesting an interrupt when the transmit buffer becomes empty again,
(with Transmit Interrupt Enabled) on the last data character transmitted.
Error Reset (110)
. This command resets the error bits in RR1. If Interrupt on First Rx
Character or Interrupt on Special Condition modes are selected and a special condition
exists, the data with the special condition is held in the receive FIFO until this command is
issued. If either of these modes is selected and this command is issued before the data
have been read from the Receive FIFO, the data are lost.
Reset Highest IUS (111)
. This command resets the highest priority Interrupt Under
Service (IUS) bit, allowing lower priority conditions to request interrupts. This command
allows the use of the internal daisy chain (even in systems without an external daisy
chain) and should be the last operation in an interrupt service routine.
Bits 2 through 0: Resister Selection Code
These three bits select Registers 0 through 7. With the Point High command, Registers 8
through 15 are selected.
6.2.2
Write Register 1 (T ransmit/Rec eive Interrupt and
Data T ransfer Mode Definition)
Write Register 1 is the control register for the various SCC interrupt and Wait/Request
modes. Figure 6–2 shows the bit assignments for WR1.
Bit 7: WAIT/DMA Request Enable
This bit enables the Wait/Request function in conjunction with the Request/Wait Function
Select bit (D6). If bit 7 is set to ‘1’, the state of bit 6 determines the activity of the
WAIT
/
REQUEST
pin (Wait or Request). If bit 7 is set to ‘0’, the selected function (bit 6) forces
the
WAIT
/
REQUEST
pin to the appropriate inactive state (High for Request, floating for
Wait).
Bit 6: WAIT/DMA Request Function
The request function is selected by setting this bit to ‘1’. In the DMA Request mode, the
WAIT
/
REQUEST
pin switches from High to Low when the SCC is ready to transfer data.
When this bit is ‘0’, the wait function is selected. In the Wait mode, the
WAIT
/
REQUEST
pin switches from floating to Low when the CPU attempts to transfer data before the SCC
is ready.
Bit 5: WAIT/DMA Request On Receive Transmit
This bit determines whether the
WAIT
/
REQUEST
pin operates in the Transmit mode or
the Receive mode. When set to ‘1’, this bit allows the wait/request function to follow the
state of the receive buffer; i.e., depending on the state of bit 6, the
WAIT
/
REQUEST
pin is
active or inactive in relation to the empty or full state of the receive buffer. Conversely, if
this bit is set to ‘0’, the state of the
WAIT
/
REQUEST
pin is determined by bit 6 and the
state of the transmit buffer. (Note that a transmit request function is available on the
DTR
/
REQUEST
pin. This allows full-duplex operation under DMA control for both channels.)
The request function may occur only when the SCC is not selected; e.g., if the internal
request becomes active while the SCC is in the middle of a read or write cycle, the exter-
nal request will not become active until the cycle is complete. An active request output
causes a DMA controller to initiate a read or write operation. If the request on Transmit
mode is selected in either SDLC or Synchronous mode, the Request pin is pulsed Low for
one PCLK cycle at the end of CRC transmission of another block of data.
In the Wait On Receive mode, the
WAIT
pin is active if the CPU attempts to read SCC
data that have not yet been received. In the Wait On Transmit mode, the
WAIT
pin is ac-
tive if the CPU attempts to write data when the transmit buffer is still full. Both situations
can occur frequently when block transfer instructions are used.
相關PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。