- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 83/194頁 |
| 文件大小： | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁當(dāng)前第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Data Communication Modes Functional Description
AMD
4–31
4.9.1.1
SDLC Loop mode is similar to SDLC mode except that two additional control bits are
used. They are the Loop mode bit (D1) and the Go Active on Poll bit (D4) in WR10. In
addition to these two extra control bits, there are also two status bits in RR10. They are
the On Loop bit (D1) and the Loop Sending bit (D4). Before Loop mode is selected, both
the receiver and transmitter must be completely initialized for SDLC operation. Once this
is done, Loop mode is selected by setting bit D1 of WR10 to ‘1’. At this point the SCC
connects TxD to RxD with only gate delays in the path. At the same time a flag is loaded
into the Transmit Shift register and is shifted to the end of the zero-bit inserter, ready for
transmission. The SCC will remain in this state until the Go Active On Poll bit (D4) in
WR10 is set to ‘1’. When this bit is set to ‘1’, the receiver begins looking for a sequence of
seven consecutive ‘1’s, indicating either an EOP or an idle line. When the receiver de-
tects this condition, the BREAK/ABORT status bit in RR0 is set to ‘1’ and a one-bit time
delay is inserted in the path from RxD to TxD. The On Loop bit in RR10 is also set to ‘1’
at this time, and the receiver enters Hunt Mode. The SCC cannot transmit on the loop
until a flag is received, causing the receiver to leave Hunt mode, and another EOP (bit
pattern ‘11111110’) is received. The SCC is now on the loop and capable of transmitting
on the loop. As soon as this status is recognized by the processor, the Go Active On Poll
bit in WR10 should be set to ‘1’ to prevent the SCC from transmitting on the loop without
the consent of the processor.
On-Loop Program Sequence
4.9.1.2
When a secondary station has a message to transmit and it recognizes an EOP on the
line, the first thing that it does is to change the last ‘1’ of the EOP pattern to a ‘0’ before
transmitting it. This turns the EOP into a Flag sequence. The secondary station now
places its message on the loop and terminates its message with an EOP. Any secondary
stations further down the loop with messages to transmit can then append its message to
the message of the first secondary station by the same process. All secondary stations
without messages to send merely echo the incoming messages and are prohibited from
placing messages on the loop, except upon recognizing an EOP.
On-Loop Message Transmission
4.9.1.3
To transmit a message on the loop, the Go Active On Poll bit WR10 must be set to ‘1’.
Once this is done, the SCC will change the next received EOP into a Flag and begin
transmitting on the loop. At this point the processor may either write the first character to
the transmit buffer and wait for a transmit buffer empty condition or wait for the Break/
Abort and Hunt Status bits to be set to ‘1’ in RR0 and the Loop Sending bit to be set to ‘1’
in RR10 before writing the first data to the transmitter. Note that the Break/Abort and Hunt
bits in RR0 will be set to ‘1’ when the EOP is received. If the data is written immediately
after the Go Active On Poll bit has been set, the SCC will insert only one flag after the
EOP is changed into a flag. If the data is not written until after the receiver enters the
Hunt mode, flags will be transmitted until the data is written. If only one frame is to be
transmitted on the loop in response to an EOP, the processor must set the Go Active on
Poll bit to ‘0’ before the last data is written to the transmitter. In this case the transmitter
will close the frame with a single flag and then revert to the one-bit delay. The Loop Send-
ing bit in RR10 is set to ‘0’ when the closing Flag has been sent. If more than one frame
is to be transmitted, the Go Active On Poll bit should not be set to ‘0’ until the last frame is
being sent. If this bit is not set to ‘0’ before the end of a frame, the transmitter will send
Flags until either more data is written to the transmitter, or until the Go Active On Poll bit
is set to ‘0’. Note that the state of the Abort/Flag on Underrun and Mark/Flag idle bits in
WR10 are ignored by the SCC in SDLC Loop mode.
On-Loop Transmit Message Programming Sequence
4.9.2
If SDLC Loop Mode is de-selected, the SCC is designed to exit from the loop gracefully.
When SDLC Loop mode is de-selected by writing to WR10, the SCC waits until the next
polling cycle to remove the on-bit time delay. If a polling cycle is in progress at the time
the command is written, the SCC finishes sending any message that it Figure 4–19.
Transmitter Disabling with NRZI Encoding may be transmitting, ends with an EOP, and
disconnects TxD from RxD. If no message was in progress, the SCC immediately discon-
Going Off Loop
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。