參數(shù)資料
型號: AD9910BSVZ
廠商: Analog Devices Inc
文件頁數(shù): 46/64頁
文件大?。?/td> 0K
描述: IC DDS 1GSPS 14BIT PAR 100TQFP
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計(jì)資源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
標(biāo)準(zhǔn)包裝: 1
分辨率(位): 14 b
主 fclk: 1GHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 1.8V, 3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 托盤
產(chǎn)品目錄頁面: 552 (CN2011-ZH PDF)
AD9910
Data Sheet
Rev. D | Page 50 of 64
REGISTER MAP AND BIT DESCRIPTIONS
Table 17. Register Map
Register
Name
(Serial
Address)
Bit Range
(Internal
Address)
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value1
(Hex)
CFR1—
Control
Function
Register 1
(0x00)
31:24
RAM
enable
RAM playback
destination
Open
0x00
23:16
Manual
OSK
external
control
Inverse
sinc filter
enable
Open
Internal profile control
Select DDS
sine output
0x00
15:8
Load LRR
@ I/O
update
Autoclear
digital
ramp
accumu-
lator
Autoclear
phase
accumu-
lator
Clear
digital
ramp
accumu-
lator
Clear
phase
accumu-
lator
Load ARR
@ I/O
update
OSK
enable
Select auto
OSK
0x00
7:0
Digital
power-
down
DAC
power-
down
REFCLK
input
power-
down
Aux DAC
power-
down
External
power-
down
control
Open
SDIO input
only
LSB first
0x00
CFR2—
Control
Function
Register 2
(0x01)
31:24
Open
Enable
amplitude
scale from
single tone
profiles
0x00
23:16
Internal
I/O
update
active
SYNC_CLK
enable
Digital ramp destination
Digital
ramp
enable
Digital
ramp
no-dwell
high
Digital
ramp
no-dwell
low
Read
effective
FTW
0x40
15:8
I/O update rate control
Open
PDCLK
enable
PDCLK
invert
TxEnable
invert
Open
0x08
7:0
Matched
latency
enable
Data
assembler
hold last
value
Sync
timing
validation
disable
Parallel
data port
enable
FM gain
0x20
CFR3—
Control
Function
Register 3
(0x02)
31:24
Open
DRV0[1:0]
Open
VCO SEL[2:0]
0x1F
23:16
Open
ICP[2:0]
Open
0x3F
15:8
REFCLK
input
divider
bypass
REFCLK
input
divider
ResetB
Open
PFD reset
Open
PLL enable
0x40
7:0
N[6:0]
Open
0x00
Auxiliary
DAC
Control
(0x03)
31:24
Open
0x00
23:16
Open
0x00
15:8
Open
0x00
7:0
FSC[7:0]
0x7F
I/O Update
Rate (0x04)
31:24
I/O update rate[31:24]
0xFF
23:16
I/O update rate[23:16]
0xFF
15:8
I/O update rate[15:8]
0xFF
7:0
I/O update rate[7:0]
0xFF
FTW—
Frequency
Tuning
Word
(0x07)
31:24
Frequency tuning word[31:24]
0x00
23:16
Frequency tuning word[23:16]
0x00
15:8
Frequency tuning word[15:8]
0x00
7:0
Frequency tuning word[7:0]
0x00
相關(guān)PDF資料
PDF描述
MCF51EM128CLL IC MCU 32BIT 128KB FLASH 100LQFP
AD9957BSVZ IC DDS 1GSPS 14BIT IQ 100TQFP
AD9956YCPZ IC SYNTHESIZER 1.8V 48LFCSP
S9S08DZ60F1MLH MCU 60K FLASH MASK AUTO 64-LQFP
AD9952YSVZ IC DDS 14BIT DAC 1.8V 48-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9910BSVZ 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100
AD9910BSVZ-REEL 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9911 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911/PCB 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk
AD9911/PCBZ 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板