- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10979 > AD9910BSVZ (Analog Devices Inc)IC DDS 1GSPS 14BIT PAR 100TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9910BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS 1GSPS 14BIT PAR 100TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 1GHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9910
Rev. D | Page 21 of 64
Table 4. Parallel Port Destination Bits
F[1:0]
D[15:0]
Parameter(s)
Comments
00
D[15:2]
14-bit amplitude
parameter (unsigned
integer)
Amplitude scales from 0 to 1 214. D[1:0] are not used.
01
D[15:0]
16-bit phase parameter
(unsigned integer)
Phase offset ranges from 0 to 2π(1 216) radians.
10
D[15:0]
32-bit frequency
parameter (unsigned
integer)
The alignment of the 16-bit data-word with the 32-bit frequency parameter is controlled
by a 4-bit FM gain word in the programming registers.
11
D[15:8]
8-bit amplitude
(unsigned integer)
The MSB of the data-word amplitude aligns with the MSB of the DDS 14-bit amplitude
parameter. The six LSBs of the DDS amplitude parameter are assigned from Bits[5:0] of the
ASF register. The resulting 14-bit word scales the amplitude from 0 to 1 214.
D[7:0]
8-bit phase (unsigned
integer)
The MSB of the data-word phase aligns with the MSB of the 16-bit phase parameter of
the DDS. The eight LSBs of the DDS phase parameter are assigned from Bits[7:0] of the
POW register. The resulting 16-bit word offsets the phase from 0 to 2π(1 216) radians.
Transmit Enable (TxENABLE)
The AD9910 also accepts a user-generated signal applied to the
TxENABLE pin that acts as a gate for the user-supplied data. By
default, TxENABLE is considered true for Logic 1 and false for
Logic 0. However, the logical behavior of this pin can be reversed
using the TxENABLE invert bit. When TxENABLE is true, the
device latches data into the device on the expected edge of PDCLK
(based on the PDCLK invert bit). When TxENABLE is false,
even though the PDCLK may continue to operate, the device
ignores the data supplied to the port. Furthermore, when the
TxENABLE pin is held false, the device internally clears the
16-bit data-words, or it retains the last value present on the data
port prior to TxENABLE switching to the false state (based on
the setting of the data assembler hold last value bit).
Alternatively, instead of operating the TxENABLE pin as a gate,
the user can drive the TxENABLE pin with a clock signal
operating at the parallel port data rate. When driven by a clock
signal, the transition from the false to true state must meet the
required setup and hold time on each cycle to ensure proper
operation. The TxENABLE and PDCLK timing is shown in
06479-
009
FALSE
TRUE
TxENABLE
(BURST)
TxENABLE
(CLOCK)
WORD1
WORD2 WORD3
WORD4 WORDN – 4
WORDN
PDCLK
PARALLEL
DATA PORT
tDS
tDH
Figure 26. PDCLK and TxENABLE Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCF51EM128CLL | IC MCU 32BIT 128KB FLASH 100LQFP |
| AD9957BSVZ | IC DDS 1GSPS 14BIT IQ 100TQFP |
| AD9956YCPZ | IC SYNTHESIZER 1.8V 48LFCSP |
| S9S08DZ60F1MLH | MCU 60K FLASH MASK AUTO 64-LQFP |
| AD9952YSVZ | IC DDS 14BIT DAC 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9910BSVZ | 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100 |
| AD9910BSVZ-REEL | 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9911 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
| AD9911/PCB | 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk |
| AD9911/PCBZ | 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。