參數(shù)資料
型號: AD9910BSVZ
廠商: Analog Devices Inc
文件頁數(shù): 28/64頁
文件大小: 0K
描述: IC DDS 1GSPS 14BIT PAR 100TQFP
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計資源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
標(biāo)準(zhǔn)包裝: 1
分辨率(位): 14 b
主 fclk: 1GHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 1.8V, 3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 托盤
產(chǎn)品目錄頁面: 552 (CN2011-ZH PDF)
AD9910
Data Sheet
Rev. D | Page 34 of 64
RAM
ADDRE
S
DAT
A
Q
PROFILE
DDS CLOCK
RAM
PROFILE
REGISTERS
STATE
MACHINE
UP/DOWN
COUNTER
32
10
2
3
16
10
U/D
3
06479-
023
WAVEFORM END ADDRESS
WAVEFORM START ADDRESS
ADDRESS RAMP RATE
NO DWELL
RAM MODE
TO DDS
SIGNAL
CONTROL
PARAMETER
Figure 42. RAM Playback Operation
During playback, the state machine uses an up/down counter to
step through the specified address locations. The clock rate of
this counter defines the playback rate, that is, the sample rate of
the generated waveform. The clocking of the counter is controlled
by a 16-bit programmable timer that is internal to the state
machine. This timer is clocked by the DDS clock, and its time
interval is set by the 16-bit address step rate value stored in the
selected RAM profile register.
The address step rate value determines the playback rate. For
example, if M is the 16-bit value of the address step rate for a
specific RAM profile, then the playback rate for that profile is
given by
M
f
M
f
Rate
Playback
SYSCLK
DDSCLOCK
4
=
The sample interval (Δt) associated with the playback rate is
therefore given by
SYSCLK
f
M
Rate
Playback
t
4
1
Δ
=
RAM data entry/retrieval via the I/O port takes precedence
over playback operation. An I/O operation targeting the RAM
during playback interrupts any waveform in progress.
The 32-bit words output by the RAM during playback route to
the DDS signal control parameters according to two RAM
playback destination bits in Control Function Register 1. The
32-bit words are partitioned based on Table 12.
Table 12. RAM Playback Destination
RAM Playback
Destination Bits
CFR1[30:29]
DDS Signal
Control
Parameter
Bits Assigned to
DDS Parameters
00
Frequency
31:0
01
Phase
31:16
10
Amplitude
31:18
11
Polar (phase
and amplitude)
31:16 (phase)
15:2 (amplitude)
When the destination is phase, amplitude, or polar, the unused
LSBs are ignored.
The RAM playback destination bits affect specific DDS signal
control parameters. The parameters that are not affected by the
RAM playback destination bits are controlled by the FTW, POW,
and/or ASF registers.
RAM_SWP_OVR (RAM Sweep Over) Pin
The RAM_SWP_OVR pin provides an active high external
signal that indicates the end of a playback sequence. The
operation of this pin varies with the RAM operating mode
as detailed in the following sections. When RAM enable = 0,
this pin is forced to a Logic 0.
Overview of RAM Playback Modes
The RAM can operate in any one of five different playback modes.
Direct switch
Ramp-up
Bidirectional ramp
Continuous bidirectional ramp
Continuous recirculate
The mode is selected via the 3-bit RAM mode control word
located in each of the RAM profile registers. Thus, the RAM
operating mode is profile dependent. The RAM profile mode
control bits are detailed in Table 13.
Table 13. RAM Operating Modes
RAM Profile
Mode Control Bits
RAM Operating Mode
000, 101, 110, 111
Direct switch
001
Ramp-up
010
Bidirectional ramp
011
Continuous bidirectional ramp
100
Continuous recirculate
RAM Direct Switch Mode
In direct switch mode, the RAM is not used as a waveform genera-
tor. Instead, when a RAM profile is selected via the PROFILE[2:0]
pins, only a single 32-bit word is routed to the DDS to be applied
to the signal control parameter(s). This 32-bit word is the data
stored in the RAM at the location given by the 10-bit waveform
start address of the selected profile.
In direct switch mode, the RAM_SWP_OVR pin is always
Logic 0, and the no-dwell high bit is ignored.
Direct switch mode enables up to eight-level FSK, PSK, or ASK
modulation; the type of modulation is determined by the RAM
playback destination bits (frequency for FSK and so on). Each
RAM profile is associated with a specific value of frequency,
phase, or amplitude. Each unique waveform start address value
in each RAM profile allows access of the 32-bit word stored in
that particular RAM location. In this way, the profile pins
implement the shift-keying function, modulating the DDS
output as desired.
相關(guān)PDF資料
PDF描述
MCF51EM128CLL IC MCU 32BIT 128KB FLASH 100LQFP
AD9957BSVZ IC DDS 1GSPS 14BIT IQ 100TQFP
AD9956YCPZ IC SYNTHESIZER 1.8V 48LFCSP
S9S08DZ60F1MLH MCU 60K FLASH MASK AUTO 64-LQFP
AD9952YSVZ IC DDS 14BIT DAC 1.8V 48-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9910BSVZ 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100
AD9910BSVZ-REEL 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9911 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911/PCB 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk
AD9911/PCBZ 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板