- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10979 > AD9910BSVZ (Analog Devices Inc)IC DDS 1GSPS 14BIT PAR 100TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9910BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS 1GSPS 14BIT PAR 100TQFP |
| 產(chǎn)品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計資源： | Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121) |
| 標準包裝： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 1GHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9910
Rev. D | Page 45 of 64
LVDS
RECEIVER
PROGAMMABLE
DELAY
5
INTERNAL
CLOCKS
CLOCK
STATE
SYNC PULSE
SYSCLK
SETUP AND HOLD
VALIDATION
4
Q0
RESET
Qn
DELAYED SYNC-IN SIGNAL
SYNC
RECEIVER
DELAY
SYNC
RECEIVER
ENABLE
SYNC_SMP_ERR
7
8
12
RISING EDGE
DETECTOR
AND
STROBE
GENERATOR
SYNC
TIMING
VALIDATION
DISABLE
SYNC
VALIDATION
DELAY
06479-
052
CLOCK
GENERATOR
SYNC_IN+
SYNC_IN–
Figure 52. Sync Receiver Diagram
SYNC
IN
SYNC
OUT
REF_CLK
AD9910
NUMBER 1
MASTER DEVICE
FPGA
DATA
FPGA
DATA
FPGA
DATA
EDGE
ALIGNED
AT REF_CLK
INPUTS
EDGE
ALIGNED
AT SYNC_IN
INPUTS.
P
DCL
K
SYNC
IN
SYNC
OUT
REF_CLK
AD9910
NUMBER 2
P
DCL
K
SYNC
IN
SYNC
OUT
REF_CLK
AD9910
NUMBER 3
P
DCL
K
(FOR EXAMPLE AD951x)
CLOCK DISTRIBUTION
AND
DELAY EQUALIZATION
SYNCHRONIZATION
DISTRIBUTION AND
DELAY EQUALIZATION
(FOR EXAMPLE AD951x)
06479-
053
CLOCK
SOURCE
Figure 53. Multichip Synchronization Example
The sync receiver accepts a periodic clock signal at the SYNC_
INx pins. This signal is assumed to originate from an LVDS-
compatible driver. The user can delay the SYNC_INx signal in
steps of ~75 ps by programming the 5-bit input sync receiver
delay word in the multichip sync register. The signal at the
output of the programmable delay is referred to as the delayed
SYNC_INx signal.
Note that an internal 100 LVDS termination resistor exists
across both SYNC_IN inputs.
The edge detection logic generates a sync pulse having a dura-
tion of one SYSCLK cycle with a repetition rate equal to the
frequency of the signal applied to the SYNC_INx pins. The
sync pulse is generated as a result of sampling the rising edge
of the delayed SYNC_INx signal with the rising edge of the
local SYSCLK. The sync pulse is routed to the internal clock
generator, which behaves as a presettable counter clocked at the
SYSCLK rate. The sync pulse presets the counter to a predefined
state (programmable via the 6-bit sync state preset value word
in the multichip sync register). The predefined state is only active
for a single SYSCLK cycle, after which the clock generator resumes
cycling through its state sequence at the SYSCLK rate. This
unique state presetting mechanism gives the user the flexibility
to synchronize devices with specific relative clock state offsets
(by assigning a different sync state preset value word to each
device).
Multiple device synchronization is accomplished by providing
each AD9910 with a SYNC_INx signal that is edge aligned
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCF51EM128CLL | IC MCU 32BIT 128KB FLASH 100LQFP |
| AD9957BSVZ | IC DDS 1GSPS 14BIT IQ 100TQFP |
| AD9956YCPZ | IC SYNTHESIZER 1.8V 48LFCSP |
| S9S08DZ60F1MLH | MCU 60K FLASH MASK AUTO 64-LQFP |
| AD9952YSVZ | IC DDS 14BIT DAC 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9910BSVZ | 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100 |
| AD9910BSVZ-REEL | 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9911 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
| AD9911/PCB | 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk |
| AD9911/PCBZ | 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復。