參數(shù)資料
型號: STPC12HEYC
廠商: 意法半導(dǎo)體
英文描述: X86 Core PC Compatible System-on-Chip for Terminals
中文描述: x86內(nèi)核PC兼容系統(tǒng)上的終端芯片
文件頁數(shù): 98/111頁
文件大小: 1896K
代理商: STPC12HEYC
DESIGN GUIDELINES
98/111
Issue 1.0 - July 24, 2002
6.4.4. PCI INTERFACE
6.4.4.1. Introduction
In order to achieve a PCI interface which work at
clock
frequencies
up
consideration has to be given to the timing of the
interface with all the various electrical and
physical constraints taken into consideration.
to
33MHz,
careful
6.4.4.2. PCI Clocking Scheme
The PCI Clocking Scheme deserves a special
mention here. Basically the PCI clock (PCICLKO)
is generated on-chip from HCLK through a
programmable delay line and a clock divider. The
nominal frequency is 33MHz. This clock must be
looped to PCICLKI and goes to the internal South
Bridge through a deskewer. On the contrary, the
internal North Bridge is clocked by HCLK, putting
some additionnal constraints on T
0
and T
1
.
Figure 6-28. Clock Scheme
HCLK PLL
1/2
1/3
1/4
clock
delay
Strap Options
PCICLKO
T
1
PCICLKI
HCLK
AD[31:0]
South
Bridge
North
Bridge
Deskewer
MUX
T
0
T
2
STPC
MD[30:27]
MD[17,4]
MD[7:6]
相關(guān)PDF資料
PDF描述
STPCATLAS X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYC X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYI X86 Core PC Compatible System-on-Chip for Terminals
STPCD0166BTA3 PC Compatible Embedded Microprocessor
STPCD0166BTC3 PC Compatible Embedded Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPC12HEYI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core PC Compatible System-on-Chip for Terminals
STPC1MBBL 制造商:Panduit Corp 功能描述:
STPC1MBGR 制造商:Panduit Corp 功能描述:Cable Assembly STP 1m 26AWG Modular Plug to Modular Plug PL-PL
STPC3MBBL 制造商:Panduit Corp 功能描述:
STPC3MBGR 制造商:Panduit Corp 功能描述:Cable Assembly STP 3m 26AWG Modular Plug to Modular Plug PL-PL