
PIN DESCRIPTION
14/111
Issue 1.0 - July 24, 2002
Table 2-2. Definition of Signal Pins
Signal Name
BASIC CLOCKS AND RESETS
SYSRSTI#
SYSRSTO#
Dir
Buffer Type
1
Description
Qty
I
SCHMITT_FT
O BD8STRP_FT
System Reset / Power good
Reset Output to System
14.31818 MHz Crystal Input
External Oscillator Input
14.31818 MHz Crystal Output
33 MHz PCI Input Clock
33 MHz PCI Output Clock
ISA Clock x1 and x2
Multiplexer Select Line for IPC
ISA bus synchronisation clock
66 MHz Host Clock (Test pin)
24 MHz Peripheral Clock
135 MHz Dot Clock
2.5V Power Supply for PLL Clocks
1
1
XTALI
I
OSCI13B
1
XTALO
PCI_CLKI
PCI_CLKO
ISA_CLK,
ISA_CLK2X
OSC14M
HCLK
DEV_CLK
DCLK
V
DD
_xxx_PLL
O
I
O BT8TRP_TC
1
1
1
TLCHT_FT
O BT8TRP_TC
2
O BD8STRP_FT
I/O BD4STRP_FT
O BT8TRP_TC
I/O BD4STRP_FT
1
1
1
1
7
MEMORY CONTROLLER
MCLKI
MCLKO
CS#[1:0]
I
TLCHT_TC
O BT8TRP_TC
O BD8STRP_TC
Memory Clock Input
Memory Clock Output
DIMM Chip Select
DIMM Chip Select
Memory Address
Bank Address
DIMM Chip Select
Memory Address
Memory Row & Column Address
Bank Address
Row Address Strobe
Column Address Strobe
Write Enable
Memory Data
Memory Data
Memory Data
Data Input/Ouput Mask
1
1
2
CS#[3]/MA[12]/BA[1]
O BD16STARUQP_TC
1
CS#[2]/MA[11]
O BD16STARUQP_TC
1
MA[10:0]
BA[0]
RAS#[1:0]
CAS#[1:0]
MWE#
MD[0]
MD[53:1]
MD[63:54]
DQM[7:0]
O BD16STARUQP_TC
O BD16STARUQP_TC
O BD16STARUQP_TC
O BD16STARUQP_TC
O BD16STARUQP_TC
I/O BD8STRUP_FT
I/O BD8TRP_TC
I/O BD8STRUP_FT
O BD8STRP_TC
11
1
2
2
1
1
53
10
8
PCI INTERFACE
AD[31:0]
CBE[3:0]
FRAME#
TRDY#
IRDY#
STOP#
DEVSEL#
PAR
PERR#
SERR#
LOCK#
PCI_REQ#[2:0]
PCI_GNT#[2:0]
PCI_INT#[3:0]
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
I/O BD8PCIARP_FT
O BD8PCIARP_FT
I
TLCHT_FT
I
BD8PCIARP_FT
O BD8PCIARP_FT
I
BD4STRUP_FT
Address / Data
Bus Commands / Byte Enables
Cycle Frame
Target Ready
Initiator Ready
Stop Transaction
Device Select
Parity Signal Transactions
Parity Error
System Error
PCI Lock
PCI Request
PCI Grant
PCI Interrupt Request
32
4
1
1
1
1
1
1
1
1
1
3
3
4
Note
1
; See
Table 2-3
for buffer type descriptions