參數(shù)資料
型號(hào)： STPC12HEYC
廠商： 意法半導(dǎo)體
英文描述： X86 Core PC Compatible System-on-Chip for Terminals
中文描述： x86內(nèi)核PC兼容系統(tǒng)上的終端芯片
文件頁(yè)數(shù)： 77/111頁(yè)
文件大?。?/td> 1896K
代理商： STPC12HEYC
DESIGN GUIDELINES
Issue 1.0 - July 24, 2002
77/111
6.2. STPC CONFIGURATION
The STPC is a very flexible product thanks to
decoupled clock domains and to strap options
enabling a user-optimized configuration.
As some trade off are often necessary, it is
important to do an analysis of the application
needs prior to design a system based on this
product. The applicative constraints are usually
the following:
- CPU performance
- graphics / video performances
- power consumption
- PCI bandwidth
- booting time
- EMC
Some other elements can help to tune the choice:
- Code size of CPU Consuming tasks
- Data size and location
On the STPC side, the configurable parameters
are the following:
- synchronous / asynchronous mode
- HCLK speed
- MCLK speed
- Local Bus / ISA bus
6.2.1. LOCAL BUS / ISA BUS
The selection between the ISA bus and the Local
Bus is relatively simple. The first one is a standard
bus but slow. The Local Bus is fast and
programmable but doesn't support any DMA nor
external master mechanisms. The
Table 6-1
below summarize the selection:
Table 6-1. Bus mode selection
Before implementing a function requiring DMA
capability on the ISA bus, it is recommended to
check if it exists on PCI, or if it can be
implemented differently, in order to use the local
bus mode.
6.2.2. CLOCK CONFIGURATION
The CPU clock and the memory clock are
independent unless the "synchronous mode"
strap option is set (see the STRAP OPTIONS
chapter). The potential clock configurations are
then relatively limited as listed in
Table 6-2
.
The advantage of the synchronous mode
compared to the asynchronous mode is a lower
latency when accessing SDRAM from the CPU or
the PCI (saves 4 MCLK cycles for the first access
of the burst). For the same CPU to Memory
transfer performance, MCLK has to be roughly
higher by 20MHz between SYNC and ASYNC
modes to get the same system performance level
(example: 66MHz SYNC = 86MHz ASYNC) .
In all cases, use SDRAM with CAS Latency
equals to 2 (CL2) for the best performances.
The advantage of the asynchronous mode is the
capability to reprogram the MCLK speed on the
fly. This could help for applications where power
consumption must be optimized.
The last, and more complex, information to
consider is the behaviour of the software. In case
high CPU or FPU computation is needed, it is
sometime better to be in DX2-133/MCLK=66
synchronous mode than DX2-133/MCLK=90
asynchronous mode. This depends on the locality
of the number crunching code and the amount of
data manipulated.
The
Table 6-3
below gives some examples. The
right column correspond to the configuration
number as described in
Table 6-2
:
Table 6-3. Clock mode selection
Obviously, the values for HCLK or MCLK can be
reduced compared to
Table 6-2
in case there is no
need to push the device at its limits, or when
avoiding to use specific frequency ranges (FM
radio band for example).
6.3. ARCHITECTURE RECOMMENDATIONS
This
implementations for the STPC interfaces. For
more
details,
download
Schematics
from the STPC web site.
section
describes
the
recommend
the
Reference
Need
Selection
ISA Bus
ISA Bus
Local Bus
Local Bus
Local Bus
Local Bus
Legacy I/O device (Floppy, ...), Super I/O
DMA capability (Soundblaster)
Flash, SRAM, basic I/O device
Fast boot
Boot flash of 4MB or more
Programmable Chip Select
Table 6-2. Main STPC modes
C
Mode
HCLK
MHz
66
66
CPU clock
clock ratio
133 (x2)
133 (x2)
MCLK
MHz
66
90
1
2
Synchronous
Asynchronous
Constraints
C
Need CPU power
Critical code fits into L1 cache
Need CPU power
Code or data does not fit into L1 cache
Need high PCI bandwitdh
Need flexible SDRAM speed
1
3
3
2
相關(guān)PDF資料
PDF描述
STPCATLAS X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYC X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYI X86 Core PC Compatible System-on-Chip for Terminals
STPCD0166BTA3 PC Compatible Embedded Microprocessor
STPCD0166BTC3 PC Compatible Embedded Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPC12HEYI 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:X86 Core PC Compatible System-on-Chip for Terminals
STPC1MBBL 制造商:Panduit Corp 功能描述:
STPC1MBGR 制造商:Panduit Corp 功能描述:Cable Assembly STP 1m 26AWG Modular Plug to Modular Plug PL-PL
STPC3MBBL 制造商:Panduit Corp 功能描述:
STPC3MBGR 制造商:Panduit Corp 功能描述:Cable Assembly STP 3m 26AWG Modular Plug to Modular Plug PL-PL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*