
ELECTRICAL SPECIFICATIONS
Issue 1.0 - July 24, 2002
57/111
41
SA[19:0] SBHE valid to IOCHRDY negated
41a
Memory access to 16-bit ISA Slave
41b
Memory access to 8-bit ISA Slave
41c
I/O access to 16-bit ISA Slave
41d
I/O access to 8-bit ISA Slave
SA[19:0] SBHE valid to read data valid
42b
Memory access to 16-bit ISA Slave Standard cycle
42e
Memory access to 8-bit ISA Slave Standard cycle
42h
I/O access to 16-bit ISA Slave Standard cycle
42l
I/O access to 8-bit ISA Slave Standard cycle
MEMR#, MEMW#, SMEMR#, SMEMW#, IOR#, IOW# asserted to IOCHRDY negated
47a
Memory access to 16-bit ISA Slave
47b
Memory access to 8-bit ISA Slave
47c
I/O access to 16-bit ISA Slave
47d
I/O access to 8-bit ISA Slave
MEMR#, SMEMR#, IOR# asserted to read data valid
48b
Memory access to 16-bit ISA Slave Standard Cycle
48e
Memory access to 8-bit ISA Slave Standard Cycle
48h
I/O access to 16-bit ISA Slave Standard Cycle
48l
I/O access to 8-bit ISA Slave Standard Cycle
IOCHRDY asserted to read data valid
54a
Memory access to 16-bit ISA Slave
54b
Memory access to 8-bit ISA Slave
54c
I/O access to 16-bit ISA Slave
54d
I/O access to 8-bit ISA Slave
IOCHRDY asserted to MEMR#, MEMW#, SMEMR#, SMEMW#,
IOR#, IOW# negated
IOCHRY asserted to MEMR#, SMEMR# negated (refresh)
IOCHRDY asserted to next ALE# asserted
IOCHRDY asserted to SA[19:0], SBHE invalid
MEMR#, IOR#, SMEMR# negated to read data invalid
MEMR#, IOR#, SMEMR# negated to data bus float
Write data before MEMW# asserted
61a
Memory access to 16-bit ISA Slave
Memory access to 8-bit ISA Slave (Byte copy at end of
start)
Write data before SMEMW# asserted
61c
Memory access to 16-bit ISA Slave
61d
Memory access to 8-bit ISA Slave
Write Data valid before IOW# asserted
61e
I/O access to 16-bit ISA Slave
61f
I/O access to 8-bit ISA Slave
MEMW# negated to write data invalid - 16-bit
MEMW# negated to write data invalid - 8-bit
SMEMW# negated to write data invalid - 16-bit
SMEMW# negated to write data invalid - 8-bit
Note: The signal numbering refers to
Table 4-8
6T
12T
6T
12T
Cycles
Cycles
Cycles
Cycles
42
4T
10T
4T
10T
Cycles
Cycles
Cycles
Cycles
47
2T
5T
2T
5T
Cycles
Cycles
Cycles
Cycles
48
2T
5T
2T
5T
Cycles
Cycles
Cycles
Cycles
54
1T(R)/2T(W)
1T(R)/2T(W)
1T(R)/2T(W)
1T(R)/2T(W)
Cycles
Cycles
Cycles
Cycles
55a
1T
Cycles
55b
56
57
58
59
61
1T
2T
2T
0T
0T
Cycles
Cycles
Cycles
Cycles
Cycles
2T
Cycles
61b
2T
Cycles
61
2T
2T
Cycles
Cycles
61
2T
2T
1T
1T
1T
1T
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
64a
64b
64c
64d
Table 4-14. ISA Bus AC Timing
Name
Parameter
Min
Max
Units