參數(shù)資料
型號: STPC12HEYC
廠商: 意法半導(dǎo)體
英文描述: X86 Core PC Compatible System-on-Chip for Terminals
中文描述: x86內(nèi)核PC兼容系統(tǒng)上的終端芯片
文件頁數(shù): 2/111頁
文件大?。?/td> 1896K
代理商: STPC12HEYC
STPC
ATLAS
2/111
Issue 1.0 - July 24, 2002
DESCRIPTION
The STPC Atlas integrates a standard 5th
generation x86 core along with a powerful UMA
graphics/video chipset, support logic including
PCI, ISA, Local Bus, USB, EIDE controllers and
combines them with standard I/O interfaces to
provide a single PC compatible subsystem on a
single device, suitable for all kinds of terminal and
industrial appliances.
I
X86 Processor core
Fully static 32-bit 5-stage pipeline, x86
processor fully PC compatible.
Can access up to 4GB of external memory.
8Kbyte unified instruction and data cache
with write back and write through capability.
Parallel processing integral floating point unit,
with automatic power down.
Runs up to 133 MHz (X2).
Fully static design for dynamic clock control.
Low power and system management modes.
Optimized design for 2.5V operation.
I
I
I
I
I
I
I
I
I
SDRAM Controller
64-bit data bus.
Up to 90MHz SDRAM clock speed.
Integrated system memory, graphic frame
memory and video frame memory.
Supports 8MB up to 128 MB system memory.
Supports 16-Mbit, 64-Mbit and 128-Mbit
SDRAMs.
Supports 8, 16, 32, 64, and 128 MB DIMMs.
Supports buffered, non buffered, and
registered DIMMs
4-line write buffers for CPU to DRAM and PCI
to DRAM cycles.
4-line read prefetch buffers for PCI masters.
Programmable latency
Programmable timing for SDRAM
parameters.
Supports -8, -10, -12, -13, -15 memory parts
Supports memory hole between 1MB and
8MB for PCI/ISA busses.
32-bit access, Autoprecharge & Power-down
are not supported.
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Enhanced 2D Graphics Controller
Supports pixel depths of 8, 16, 24 and 32 bit.
Full BitBLT implementation for all 256 raster
operations defined for Windows.
Supports 4 transparent BLT modes - Bitmap
Transparency, Pattern Transparency, Source
Transparency and Destination Transparency.
Hardware clipping
Fast line draw engine with anti-aliasing.
Supports 4-bit alpha blended font for anti-
aliased text display.
Complete double buffered registers for
pipelined operation.
64-bit wide pipelined architecture running at
90 MHz. Hardware clipping
I
I
I
I
I
I
I
I
I
CRT Controller
Integrated 135MHz triple RAMDAC allowing
for 1280 x 1024 x 75Hz display.
8-, 16-, 24-bit pixels.
Interlaced or non-interlaced output.
I
I
I
I
Video Input port
Accepts video inputs in CCIR 601/656 mode.
Optional 2:1 decimator
Stores captured video in off setting area of
the onboard frame buffer.
HSYNC and B/T generation or lock onto
external video timing source.
I
I
I
I
I
Video Pipeline
Two-tap interpolative horizontal filter.
Two-tap interpolative vertical filter.
Color space conversion (RGB to YUV and
YUV to RGB).
Programmable window size.
Chroma and color keying for integrated video
overlay.
I
I
I
I
I
相關(guān)PDF資料
PDF描述
STPCATLAS X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYC X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYI X86 Core PC Compatible System-on-Chip for Terminals
STPCD0166BTA3 PC Compatible Embedded Microprocessor
STPCD0166BTC3 PC Compatible Embedded Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPC12HEYI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core PC Compatible System-on-Chip for Terminals
STPC1MBBL 制造商:Panduit Corp 功能描述:
STPC1MBGR 制造商:Panduit Corp 功能描述:Cable Assembly STP 1m 26AWG Modular Plug to Modular Plug PL-PL
STPC3MBBL 制造商:Panduit Corp 功能描述:
STPC3MBGR 制造商:Panduit Corp 功能描述:Cable Assembly STP 3m 26AWG Modular Plug to Modular Plug PL-PL