參數資料
型號: MC916X1CTH16B1
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
封裝: QFP-120
文件頁數: 42/172頁
文件大?。?/td> 1200K
代理商: MC916X1CTH16B1
MOTOROLA
MC68HC916X1
136
MC68HC916X1TS/D
BFEBAH and BFEBAL contain the 13 high-order bits of the BEFLASH array base address. During
reset, BFEBAH and BFEBAL take on the default values programmed into the associated shadow
registers. After reset, if LOCK = 0 and STOP = 1, software can write to BFEBAH and BFEBAL to
relocate the BEFLASH array. Because the states of ADDR[23:20] follow the state of ADDR19, ad-
dresses in the range $080000 to $F7FFFF cannot be accessed by the CPU16. If the BEFLASH ar-
ray is mapped to these addresses, the system must be reset before the array can be accessed.
BFECTL contains the bits needed to control programming and erasing the BEFLASH.
VFPE — Verify Program/Erase
0 = Normal read cycles
1 = Invoke program-verify circuit
This bit invokes a special program-verify circuit. During programming sequences (ERAS = 0), VFPE is
used in conjunction with the LAT bit to determine when programming of a location is complete. If VFPE
and LAT are both set, a bit-wise exclusive-OR of the latched data with the data in the location being
programmed occurs when any valid BEFLASH location is read. If the location is completely pro-
grammed, a value of zero is read. Any other value indicates that the location is not fully programmed.
When VFPE is cleared, normal reads of valid BEFLASH locations occur.
ERAS — Erase Control
0 = BEFLASH configured for programming
1 = BEFLASH configured for erasure
The ERAS bit in BFECTL configures the BEFLASH array for programming or erasure. Setting ERAS
causes all locations in the array and all BEFLASH shadow bits in the control block to be configured for
erasure. Table 71 shows the address ranges that must be written to during an erase operation in order
to erase specific blocks of the BEFLASH array.
1. The block erasable flash base address high and low registers (BFEBAH and BFEBAL) specify ADDR[23:11] of
the block to be erased.
2. These address bits are “don’t cares” when specifying the block to be erased.
3. Erasing the entire array also erases the BEFLASH control register shadow bits.
BFECTL — BEFLASH Control Register
$YFF7A8
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
VFPE ERAS LAT ENPE
RESET:
0
Table 71 BEFLASH Erase Operation Address Ranges
Block
Addresses
Affected
Address Bits Used to Specify Block for Erasure
ADDR[23:11]
ADDR[10:6]
ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0
0
$0000 – $007F
BFEBAH/
BFEBAL1
X2
10000
X2
1
$0080 – $0100
10001
2
$0100 – $017F
10010
3
$0180 – $01FF
10011
4
$0200 – $02FF
10100
5
$0300 – $03FF
10101
6
$0400 – $05FF
10110
7
$0600 – $07FF
10111
Reserved
1
X
Entire
Array3
$0600 – $07FF
0
XXXX
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
SPMC916X1CTH16 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
MC68HCL05J1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1AVDWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HCP11A1CFNE3 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52
MC68HLC705KJ1C 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16
相關代理商/技術參數
參數描述
MC92052 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:FTTC User Framer
MC92053 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad FTTC Network Framer
MC92101CO 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC921G 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC92300 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:VITERBI Decoder for Digital TV